<Back to Search
Wireless SoC Design Engineer
Los Angeles, CAMarch 28th, 2026
**Role Number:** 200628738-1756**Summary**Come and join Apple's growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.**Description**In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.**Minimum Qualifications**+ BS with 10+ years relevant experience.+ Familiarity with the ASIC design flow.+ Knowledge of digital design, SoC architecture, and HDL languages like Verilog.**Preferred Qualifications**+ Shown experience writing micro-architecture specifications and converting them to design+ Exposure to design methodologies and industry standard EDA tools.+ Experience with AXI/AHB bus fabric and processor sub-systems.+ Understanding of UPF and low-power design & implementation techniques.+ Self-starter and willingness to learn.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 150 of 14,535 matching similar jobs
- Senior Digital Electronics Design Engineer
- Senior/Principal EDA Engineer, Electronic Design Automation, Texas Institute for Electronics
- Senior Mixed Signal Electronics Design Engineer
- Electronics Design Manager
- Sr. Hardware Design Engineer - x86 / GPU / HPC (27752)
- Senior Electronics Design Engineer
- ASIC Design Verification Engineering Technical Leader
- Senior Electronics Test Engineer
- Senior Manager-Electronics Hardware
- ASIC Design Verification Engineer
- Mixed-Signal Electronic Design Engineer 1
- Electronics Test and Assembly Engineer
- RI 2026 Power and Analog Circuit Engineering Graduate Intern
- Sr. Mixed Signal Design Engineer for Space-based Communications - TeraWave
- Staff Power Module Design Engineer
- ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal
- Staff Hardware Systems Design Engineer
- Training Hardware & Test Engineer - II
- Senior Hardware Engineer - TeraWave
- RFIC Design Engineer - TeraWave
- ASIC Hardware Test Engineer
- Senior ASIC Design Engineer - Hardware
- Senior Hardware Engineer - Signal Integrity and Thermal Analysis Design
- Electrical Design Engineering
- Senior Analog/RFIC Design Engineer
- Package Design Engineer
- STAFF PCB DESIGN ENGINEER
- Senior Logic Design Engineer, Cache Coherent Interconnects
- Field-Programmable Gate Array. (FPGA) Engineer
- Senior FPGA Design Engineer
- Analog Design Engineer
- Principal IC Design Engineer - Analog
- Power Integrity STAFF R&D/PRODUCT DVL ENGINEER
- Signal and Power Integrity Engineer - Hardware
- Hardware Product Test
- Physical Design Engineer
- Senior Analog IC Layout Design EngineerSaratoga, CAMarch 28th, 2026
- Senior ASIC Design Engineer, Memory Controller
- Motor Design Engineer | Airborne HW
- Senior ASIC Design Engineer - Clocks IP