<Back to Search
Automotive Test Lead
San Jose, CAMarch 25th, 2026
Job Title: Test Lead Location: Mountain View, CAJob Type: Full-TimeJob Description:Qualification: B. Tech/MTech (Electronics & Communication Engineering) 1) Min 10 yrs experience in Automotive test development and testing with min 2 yrs in the infotainment and/or telematics domain 2) Test automation and testing of IVI interfaces at least 2 of the following: Serialize-based high-resolution Displays, Ethernet, Tuner, Wi-Fi, BT, V2X, LTE, GNSS, and Audio. 3) DVP&R preparation, DV testingSkills: 1) Min 10 yrs experience in Automotive test development and testing with min 2 yrs in the infotainment and/or telematics domain 2) Test automation and testing of IVI interfaces of at least 2 of the following: serialize-based high resolution Displays, Ethernet, Tuner, Wi-Fi, BT, V2X, LTE, GNSS, and audio 3) DVP&R preparation, DV testing
Showing 150 of 8,202 matching similar jobs
- FPGA Engineer, LEO Payload FPGA
- FPGA Design Engineer
- Sr. ASIC Design Engineer
- Lead PMIC Design Engineer (RTL)
- Test Engineer
- Display Architecture Validation Engineer
- Silicon Validation Engineer
- Embedded Hardware Design Engineer
- Lead Design Verification Engineer
- Lead Design Verification Engineer
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- Test Engineer
- Principal Firmware and Control Engineer
- Lead Design Verification Engineer
- Embedded Test Engineer - MCCB
- Principal ASIC/FPFGA Design or Verification Engineer
- Lead PMIC Design Engineer (RTL)
- Senior Embedded Design Systems Engineer
- Lead PMIC Design Engineer (RTL)
- Senior Package Design Engineer
- Design Engineer
- Embedded Design Engineer
- Lead Design Verification Engineer
- Front End Design Engineer Intern (Summer 2026)
- Test Engineer
- Lead PMIC Design Engineer (RTL)
- Systems Integration/Test Engineer (Mech & Electrical Testing)
- Digital Design Engineer
- Silicon Validation Engineer
- CPU CDC/STA EngineerSanta Clara, CAMarch 25th, 2026
- Senior Electromechanical Engineer
- Lead Systems Engineer
- AMS SerDes Robustness Analysis Validation Architect
- Sr. ASIC Design Engineer, Amazon Leo
- Sr Systems/Design Engineer
- Silicon Validation Engineer
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Firmware Validation Engineer
- Sr. BSP SW Engineer
- Firmware Validation EngineerSan Mateo, CAMarch 25th, 2026