<Back to Search
ASIC Design Engineer
Santa Clara, CAMarch 27th, 2026
Are you a creative person that would like to see ideas turn into a product? We are developing extraordinary technology products that will solve customer problems for the next decade or more. When you are a part of our passionate team there's no telling what you can accomplish.At Elastics.cloud, new ideas have a way of becoming excellent products and customer experiences very quickly. Elastics.cloud is leading the charge in the architecture and design of state‐of‐the‐art SOCs that drive high‐performance computing and new server architectures that will shape the future of data centers.Key ResponsibilitiesMicroarchitecture of high‐performance (low‐latency, high‐bandwidth, high‐frequency), low‐power on‐chip modules designThe design job includes microarchitecture, designing and writing RTL code, connectivity, performing structural checks (such as Lint, CDC) of the modulesDevelop and maintain methodology/flows/checks for designsWork with multi‐disciplinary groups to deliver the modules, close the static timing, and work with backend engineers to close the timingJob RequirementsA Bachelor's or Master's degree in EE/CS with 5–15 years of experience is requiredDesign and Verification of multi‐million gate ASICs with Verilog or System VerilogHands‐on experience in all aspects of the ASIC development process with proficiency in front‐end tools and methodologiesExperience with multiple clock domains and asynchronous interfacesExperience or knowledge of system architecture, CPU & IP integration, power and clock domainsAbility to communicate effectively across many internal groupsFamiliarity with software and operating system conceptsComputer Architecture conceptsSoC system bus/fabric/interconnect design verificationMemory controller design verificationExpertise in System Verilog and other high‐level languages like C, C++ is a mustShould have knowledge of AMBA protocols – AXI, AHB, APB, and other management interfacesFamiliarity with scripting languages such as Perl, PythonSelf‐starter and highly motivatedThe expected base salary range for this full‐time position is $130,000 to $220,000. The base salary offered will be based on a candidate's relevant experience to the job role, location, education, experience level, and skill set. In addition to base salary, we offer 401(k), Unlimited PTO, Health insurance, and Stock Options.Elastics.cloud is an equal‐opportunity employer, committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.Elastics.cloud will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, perform essential job functions, and receive other benefits and privileges of employment. Please get in touch with us to request an accommodation.#J-18808-Ljbffr
Showing 200 of 17,112 matching similar jobs in Springbrook, ND
- Design Verification Engineer
- GPU Formal Design Verification Engineer
- Digital CCA Design
- Principal RF Design Engineer
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- Physician / Family Practice / Oregon / Permanent / Family Medicine Physician with Security Clearance
- HDL Technical Lead (FPGA)
- PCB Design Hardware Engineer - Optical Group (Onsite)
- Digital Design Engineer
- Senior Embedded Control Systems Engineer - Lunar Permanence
- Systems Engineer
- Power Systems Research Engineer - Telecommunications
- Microwave PCB Layout Engineer III - TeraWave
- Metrology Development Engineer II or Senior Metrology Development Engineer, Texas Institute for Electronics
- Embedded Site Reliability Engineer
- Principal Hardware Engineer, Emulation Cloud & Reliability
- ASIC/FPGA Design Engineer (SMES)
- Electrical Hardware Engineer
- VP, A&D PCB Sales & Strategic Growth
- Senior FPGA Engineer: Low-Latency SoC Focus
- Embedded Systems Engineer - AI Hardware PlatformSunnyvale, CAMarch 27th, 2026
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Lead IP/SOC Verification Engineer
- Test Automation Hardware Engineer
- Asic/Fpga Design Engineer
- Senior Vehicle Hardware TPM - Launch Vehicle
- Principal Power Electronics - EPS Architect
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Senior Analog & Mixed-Signal IC Design Engineer
- Senior Instrumentation & FPGA Engineer for Accelerator Systems
- Hardware Simulator Engineer/Operator
- Senior Electrical Engineer, MIL-Standards/Design
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Principal Power Electronics Engineer I
- R&D IC Systems Engineer
- Lead Mixed Signal Design Verification Engineer
- Sr. Engineer
- IP Verification Engineer PCIe Focus
- Analog Mixed Signal IP Engineer
- Technical Intern, Analog Power Design