JOBSEARCHER

Performance Modeling / Verification Engineer

Performance Modeling / Verification EngineerBase pay range: $52.00/hr - $59.00/hrWe are hiring a Performance Modeling / Verification Engineer (Intermediate) to support advanced system-level performance analysis and validation for next-generation hardware platforms.This role is focused on SystemC and Transaction-Level Modeling (TLM), working closely with architecture and verification teams to develop high-fidelity performance models used in system-level design decisions.The ideal candidate brings strong hands-on SystemC modeling experience, solid C++ programming skills, and practical exposure to performance validation and verification methodologiesKey ResponsibilitiesDevelop, enhance, and maintain SystemC / TLM2 performance models for memory controllers, interconnects, and peripheralsPerform architecture exploration and performance analysis using cycle-approximate modelsIdentify system bottlenecks and optimize models to meet performance targetsBuild and execute SystemC-based testbenches for functional and performance validationCollaborate with cross-functional, globally distributed engineering teamsIntegrate models into system-level tools and workflowsCreate clear technical documentation covering model behavior, usage, and assumptionsRequired QualificationsMinimum 5+ years of recent, hands-on SystemC experienceStrong understanding of Transaction-Level Modeling (TLM / TLM2.0)Proficiency in C++ programmingExperience in performance modeling and system-level validationExposure to verification concepts, including simulation and debuggingBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Computer SciencePreferred QualificationsKnowledge of memory controller architectures such as DDR or LPDDRFamiliarity with AXI / AHB bus architecturesExposure to SV/UVM verification methodologiesExperience using Git or PerforceStrong debugging skills in complex, multi-module environmentsInterview ProcessOne-hour technical interview with a senior engineerJ-18808-Ljbffr