<Back to Search
Photonics Layout and Design Automation Engineer
Mountain View, CAMarch 25th, 2026
Aeva's mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4D LiDAR sensors uniquely detect instant velocity in addition to 3D position, allowing autonomous devices like vehicles and robots to make more intelligent and safe decisions.We are looking for an expert in Photonic layout and design automation to join our core engineering team!What you'll do:Drive and participate across various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications.Drive and participate in software selection procedures to implement integrated environment for photonics simulation and layout tools.Participate in establishing a road map for photonics design automation.Work cross-functionally with design, process and test teams to develop CAD infrastructure that facilitate the compliance of DfX requirements and foundry design rules.Manage in-house photonic component model and layout libraries with proper revision control and regression tests.Continuously monitor quality escapes, and deploy corrective actions with a proper root cause analysis.>What you have:5+ years of integrated circuit layout and design automation experience, preferably in a field of integrated photonicsComprehensive understanding of various areas of CAD developments encompassing simulation/layout automation, PDK development, and management, physical verification (LVS/DRC), hardware/software infrastructure managementExpertise in p-cell development, LVS/DRC run-set development, source code revision control, and/or regression tests.Proficiency in commercial software tools commonly used in photonics mask layout from Cadence, Synopsys, Luceda, and KlayoutFamiliarity with the semiconductor fabrication processExperience with source code and library managementExperience with Python and Linux shell scriptingNice-to-haves:Knowledge of silicon photonics, and optoelectronic device physicsFamiliarity with commercial photonics simulation software environments from Synopsys, Cadence, Luceda, and AnsysWhat's in it for you:Be part of a fast paced and dynamic teamVery competitive compensation and meaningful stock grantsExceptional benefits: Medical, Dental, Vision, and moreUnlimited PTO: We care about results, not punching timecards
Showing 250 of 11,525 matching similar jobs in Springbrook, ND
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- Embedded Controls Engineer, Body Controls
- Embedded Robotics Engineer
- Embedded Robotics Engineer
- Embedded Test Engineer - MCCB
- Embedded Software Engineer
- SoC/ASIC Design Engineer
- Test Engineer
- Principal Firmware and Control Engineer
- Senior Embedded Design Systems Engineer
- Software Architect - Embedded Systems
- Wearable Robotics Field Test Engineer
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Embedded systems software engineer
- Standard Cell / GPIO Design Engineer (2 nm Technology Node)
- Printed Circuit Board (PCB) Manufacturing Technician
- PCB Designer (Technician III Eng)
- HBM Design Architect: High-Speed Memory Interface
- Senior Embedded Systems Architect
- Sr. SSD Firmware Architect
- Sr. ASIC Design Engineer, Amazon Leo
- Principal Senior Engineer - FPGA Design - $20K Sign On Bonus
- RTL Tools & Methodology Engineer
- Sensing HW Design Electrical Engineer
- Wireless RTL Design Engineer
- Staff Applications Engineer
- Analog Design Engineer
- SerDes Analog Mixed Signal Circuit Design Lead-ADC/ Transmitter Design
- Sr Hardware Development Engineer, AWS Board Core Design and Services Team
- Firmware System Design Engineer
- Robotics Integration Specialist
- Senior Analog Design Engineer
- FPGA Development Engineer, Annapurna Labs
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- FPGA Design Engineer
- Principal Packaging Layout EngineerSan Jose, CAMarch 25th, 2026
- FPGA Design Engineer (eInfochips an Arrow company)El Paso, TXMarch 25th, 2026
- Sr. Embedded Software Architect - Autonomy