<Back to Search
Photonics Layout and Design Automation Engineer
Mountain View, CAApril 2nd, 2026
Aeva's mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4D LiDAR sensors uniquely detect instant velocity in addition to 3D position, allowing autonomous devices like vehicles and robots to make more intelligent and safe decisions.We are looking for an expert in Photonic layout and design automation to join our core engineering team!What you'll do:Drive and participate across various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications.Drive and participate in software selection procedures to implement integrated environment for photonics simulation and layout tools.Participate in establishing a road map for photonics design automation.Work cross-functionally with design, process and test teams to develop CAD infrastructure that facilitate the compliance of DfX requirements and foundry design rules.Manage in-house photonic component model and layout libraries with proper revision control and regression tests.Continuously monitor quality escapes, and deploy corrective actions with a proper root cause analysis.>What you have:5+ years of integrated circuit layout and design automation experience, preferably in a field of integrated photonicsComprehensive understanding of various areas of CAD developments encompassing simulation/layout automation, PDK development, and management, physical verification (LVS/DRC), hardware/software infrastructure managementExpertise in p-cell development, LVS/DRC run-set development, source code revision control, and/or regression tests.Proficiency in commercial software tools commonly used in photonics mask layout from Cadence, Synopsys, Luceda, and KlayoutFamiliarity with the semiconductor fabrication processExperience with source code and library managementExperience with Python and Linux shell scriptingNice-to-haves:Knowledge of silicon photonics, and optoelectronic device physicsFamiliarity with commercial photonics simulation software environments from Synopsys, Cadence, Luceda, and AnsysWhat's in it for you:Be part of a fast paced and dynamic teamVery competitive compensation and meaningful stock grantsExceptional benefits: Medical, Dental, Vision, and moreUnlimited PTO: We care about results, not punching timecards
863 matching similar jobs near Mountain View, CA
- Optical Design Engineer - Biophotonics
- Mixed-Signal IC Design Engineer
- Hardware Systems Signal Integrity Engineer - iPhone
- RFIC - PLL Design Engineer
- Physical Design Methodology CAD Engineer
- Display System Engineer, Platform Architecture
- Physical Design Engineer
- RFIC Design Engineer
- Vision Products, Systems Frameworks Engineer
- Digital Layout Design Engineer
- Circuit Design Lead
- CAD Engineer - Custom EMIR Methodology
- System Validation Software Engineer
- Hardware Systems Engineer - Board Design
- Silicon Validation Engineer
- PLL Design Engineer
- Digital Design Engineer Lead - Custom Silicon Management
- Simulation and Control Systems Engineer - Platform Architecture
- Sr. CAD Engineer - Apple Vision Pro
- Baseband Hardware Design Engineer
- Machine Learning Architect - Conversational Speech
- HW/SW Power Management Engineering Program Manager
- Product Design Engineer-Accessories
- Senior Perception Algorithms Engineer - Special Project
- Silicon Prototyping Engineer
- Product RF Design Engineer
- Photonics Design engineer V
- Sr. Photonics Design engineer
- Senior Design Engineer
- Sr. Physical Design Methodology Engineer, Annapurna Labs
- SDE - BIOS/UEFI, AWS Hardware Engineering, Firmware Development
- Senior Perception Engineer
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Physical Design Engineer, Annapurna Labs
- ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs
- Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Applied Scientist, PRG (Personal Robotics Group)
- Senior ASIC Design Engineer, Hardware Compute Group
- Personal Robotics Group - Applied Scientist II Intern / Co-op - 2026 (Robotics, Manipulation, Locomotion, Controls, Reinforcement Learning, Perception, Manipulation, Planning, HRI and more)