Formal RTL Design Verification Engineer
ARCHIVED
We can't find an active application page for this role right now. It may reopen or be listed elsewhere. Use Next Steps to search for an active apply link and similar live jobs.
Condor Computing is a brand-new member of the RISC‑V revolution. Condor is aiming to fly high by building the industry’s highest performance licensable RISC‑V core. Our team of highly experienced CPU designers will create a new benchmark for power efficiency in high performance open‑source computing.
As a Formal Verification Engineer at Condor, you will be responsible for ensuring the correctness and reliability of our world‑class processor designs. Your role will involve crafting innovative solutions to verify complex design micro‑architectures using cutting‑edge technologies. Additionally, you will collaborate closely with design teams to enhance micro‑architecture and contribute to the development of reusable and optimized verification models.
Responsibilities Work on verification of Condor’s world‑class processor designs
Craft novel, creative, and best‑in‑class solutions for verifying complex design micro‑architectures with the best technologies available
Develop a comprehensive formal verification test plan
Develop functional properties for the design, find design bugs, and work closely with design teams to help improve the micro‑architecture
Develop re‑usable and optimized verification models and a verification code base
Architect correct‑by‑construction design methodologies to enhance formal verification efficiency and productivity
Minimum Requirements Master’ Bachelor, or above degree in electronic/electrical engineering or computer science
4+ years of verification experience, with at least 2 years utilizing formal verification methods
Solid understanding of RTL designs and computer architecture
Proficiency in scripting languages such as Python, Ruby, or Perl
Demonstrated track record of implementing new ideas that positively impact the company
Nice to have (but not required) Industry experience developing test benches and verification components from scratch using SystemVerilog and UVM
Deep understanding of event‑driven simulator‑based modeling techniques
Familiarity with low‑power implementation (UPF)
Strong written and verbal communication skills
Effective cross‑site and cross‑functional execution skill
Equal Opportunity Condor Computing is an equal opportunity and affirmative action employer. It ensures equal employment opportunity without discrimination or harassment based on race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity or expression, age, disability, national origin, marital or domestic/civil partnership status, genetic information, citizenship status, veteran status, or any other characteristic protected by law.
#J-18808-Ljbffr