<Back to Search
Senior High-Speed I/O Architect – PCIe/CXL/UA Link (Hybrid)
San Jose, CAMarch 20th, 2026
A leading technology firm located in San Jose, California, is seeking a High-Speed I/O Architect. The successful candidate will define and design innovative interconnect architectures for scalable SoC platforms across diverse markets. Responsibilities include architecting high-speed interconnect subsystems and leading architecture engagements with customers. The ideal candidate will have extensive experience with PCIe, CXL, and UA Link protocols, along with the ability to collaborate effectively across teams. This position offers a competitive salary range of $253,300 to $342,700 per year.
#J-18808-Ljbffr
Showing all 455 matching similar jobs
- Senior RF/Mixed-Signal IC Design Engineer
- Cloud Solutions Architect: Multi-Cloud & Scalable Infra
- Principal C++ Software Engineer — Compiler & Performance
- Senior Storage Solutions Architect for Enterprise & Cloud
- Sr. Product Manager (Security AI)
- Remote Azure OpenAI Solutions Architect (USA)
- Sr. Hardware Design Engineer - x86 / GPU / HPC (27752)
- Senior System Design EngineerMilpitas, CAApril 1st, 2026
- Staff Engineer, Advanced Package TechnologistSan Jose, CAApril 1st, 2026
- ASIC DFT Engineer
- Distinguished Engineer - Chief Architect
- Hardware Manager, Post-Silicon Electrical Validation
- Senior Staff Engineer, SOC Design Verification
- Sr. Optical Systems Process Engineer
- Principal Engineer, Public Cloud / R&D Core
- Staff Data Center 3D Design Engineer
- Staff Engineer, Connectivity Software - UWB
- Systems Reliability Hardware Engineering Technical Leader
- ASIC Design Verification Engineer II (Intern) - United States
- Sr. System EngineerSan Jose, CAApril 1st, 2026
- Manufacturing Test Manager
- ASIC Engineering Program Manager
- Telemetry Technician
- HW Post-Silicon Validation Engineer
- Lead Design Verification Engineer
- Design Engineer V/ASIC Power Engineer
- Memory Design Engineer
- AI Architect
- Hardware Design Engineer - PCB
- Embedded Robotics Engineer
- Full Stack Engineer – Manufacturing Test
- Back-end Engineer (Java, Spring, Kafka) - w2 only
- Validation Engineer (Post Silicon)
- Manufacturing Bring-up Engineer L2
- Member of the Board of Advisors
- Systems Administrator
- Senior MuleSoft Engineer
- Senior Validation Engineering Manager DDRSan Jose, CAApril 1st, 2026
- Sr. ASIC Design Engineer
- Hardware Design Engineer - Analog and Circuit Design