Interface Design Verification Engineer
ARCHIVED
We can't find an active application page for this role right now. It may reopen or be listed elsewhere. Use Next Steps to search for an active apply link and similar live jobs.
Job Description:Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc.Key Responsibilities:Verify interface IPs for protocol compliance and robustnessDevelop UVM testbenches using VIPsExecute corner-case and stress testingAnalyze protocol-level failures and debug issuesWork with design teams to ensure spec complianceRequired Skills:Strong knowledge of standard protocols (PCIe/DDR/USB/Ethernet)Expertise in SystemVerilog, UVM, and VIP integrationExperience with protocol analyzers and debuggingGood to Have:Experience in high-speed interfacesUnderstanding of PHY-layer conceptsThe expected salary range for this position is between $120K - $170K annually. The actual salary may vary based upon several factors including, but not limited to, relevant skills/experience, time in role, base salary of internal peers, prior performance, business line, and geographic/office location.Paid Leave, Health Insurance, Group life Insurance, Disability, 401(K)