PCIe Engineer

HCLTech is looking for a highly talented and self- motivated PCIe Engineer to join it in advancing the technological world through innovation and creativity.Job Title: PCIe EngineerJob REQ ID: 134203Position Type: Full TimeLocation : Sunnyvale CA (Onsite)Job Description:Key Responsibilities Pre-Silicon Develop and execute test plans for PCIe Gen3/Gen4/Gen5/Gen6 IP blocks and SoC-level integrationCreate directed and constrained-random tests targeting PCIe Transaction Layer (TLP), Data Link Layer (DLLP), and Physical Layer (PHY) functionalityPerform protocol-level analysis using VIP (Verification IP) environments and bus functional modelsDebug RTL-level issues related to link training, power management (ASPM, L-states), equalization, and error handlingCollaborate with design teams on coverage closure, assertions, and functional coverage modelsPost-Silicon Bring up and validate PCIe links on silicon platforms (FPGA, emulation, and first silicon)Develop and execute post-silicon validation test plans covering link training, enumeration, data integrity, error injection, and complianceDebug silicon-level issues using protocol analyzers (e.g., Keysight, Teledyne LeCroy), oscilloscopes, and logic analyzersPerform root-cause analysis of PCIe link failures, packet errors, and performance degradationCharacterize PCIe PHY performance including jitter, eye diagrams, and signal integrityCollaborate with platform, firmware, and BIOS teams to resolve system-level PCIe issuesDrive compliance and interoperability testing per PCI-SIG specificationsGeneral Analyze PCIe specification updates and assess impact on existing IP/SOC designsAutomate test infrastructure, result parsing, and regression frameworksDocument findings, debug methodologies, and test coverage metricsContribute to team knowledge sharingRequired Qualifications Education: B.S./M.S./Ph.D. in Electrical Engineering, Computer Engineering, or related fieldExperience: 3–8+ years of experience in PCIe validation, verification, or silicon bring-upStrong understanding of PCIe specification (Gen3 through Gen5/Gen6), including:Transaction Layer: TLP types, ordering rules, flow control, completion handlingData Link Layer: ACK/NAK, replay, LCRC, DLLPPhysical Layer: Link training (LTSSM), equalization, encoding (8b/10b, 128b/130b)Power management: ASPM, L-states, D-statesProficiency in System Verilog/UVM for pre-silicon test developmentExperience with protocol analyzers and lab debug tools for post-silicon validationFamiliarity with scripting languages (Python, Perl, Tcl) for test automation and log parsingSolid understanding of PCIe enumeration, BAR programming, and configuration spaceExperience with FPGA prototyping or emulation platforms is a plus Preferred Qualifications Experience with CXL (Compute Express Link) or other PCIe-based protocolsKnowledge of signal integrity concepts (S-parameters, eye diagrams, jitter analysis)Familiarity with compliance testing per PCI-SIG specifications and test suitesExperience with NVMe, CCIX, or UCIe protocolsBackground in SoC-level integration and system-level validationUnderstanding of BIOS/firmware interactions with PCIe subsystemsContributions to PCIe IP development or architecture definitionPay and BenefitsPay Range Minimum: $78000/annumPay Range Maximum: $148000/annumHCLTech is an equal opportunity employer, committed to providing equal employment opportunities to all applicants and employees regardless of race, religion, sex, color, age, national origin, pregnancy, sexual orientation, physical disability or genetic information, military or veteran status, or any other protected classification, in accordance with federal, state, and/or local law. Should any applicant have concerns about discrimination in the hiring process, they should provide a detailed report of those concerns to secure@hcltech.com for investigation.A candidate’s pay within the range will depend on their skills, experience, education, and other factors permitted by law. This role may also be eligible for performance-based bonuses subject to company policies. In addition, this role is eligible for the following benefits subject to company policies: medical, dental, vision, pharmacy, life, accidental death & dismemberment, and disability insurance; employee assistance program; 401(k) retirement plan; 10 days of paid time off per year (some positions are eligible for need-based leave with no designated number of leave days per year); and 10 paid holidays per yearHow You’ll GrowAt HCLTech, we offer continuous opportunities for you to find your spark and grow with us. We want you to be happy and satisfied with your role and to really learn what type of work sparks your brilliance the best. Throughout your time with us, we offer transparent communication with senior-level employees, learning and career development programs at every level, and opportunities to experiment in different roles or even pivot industries. We believe that you should be in control of your career with unlimited opportunities to find the role that fits you bestyou best