<Back to Search
Senior ASIC Design Engineer - Hardware
Santa Clara, CAMarch 31st, 2026
We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.What you'll be doing:* As a key member of the Design team, you will be responsible for the implementation of GPU sub-system modules.* Make architectural trade-offs based on features, performance requirements and system limitations.* You are expected to come up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.* Support post-silicon validation activities.* Work with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.What we need to see:* Masters Degree (or equivalent experience) in Electrical Engineering or Computer Engineering.* 5+ years of experience working on ASIC design and development.* Experience in micro-architecture and RTL development of complex designs in Verilog.* Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS transistors and circuits is required.* Understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.* Prior experience with arbiters, scheduling, synchronization & bus protocols, interconnect networks and/or caches is desirable.Ways to stand out from the crowd:* Knowledge of PCI-Express (Gen 3 and above) or CXL protocol is very helpful; your firsthand design experience on it is a big plus.* Python, Perl and C/C++ programming language experience desirable.* Good debugging and analytical skills.* Strong interpersonal skills and ability & desire to work as a great teammate.NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until December 27, 2025.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Showing all 16,423 matching similar jobs
- SerDes System Validation Engineer
- Senior Test Design Engineer
- Field-Programmable Gate Array. (FPGA) Engineer
- FPGA Engineer (part-time)
- Silicon Validation Software Engineer - IO and Thermal Control Validation
- Senior ASIC Design Engineer
- Wireless SoC RF Integration and Validation Engineer
- Wireless RTL Design Engineer
- Sensing HW Design Electrical Engineer
- Product Validation Engineer (Analog Circuit Design)
- Power System Design and Integration Engineer
- Analog Architect
- FPGA Prototyping Engineer
- SerDes Analog Mixed Signal Circuit Design Lead-ADC/ Transmitter Design
- Electrical Hardware Design Engineer
- Sr Circuit Card Design Engineer
- Senior Post Silicon Validation Engineer - LPU
- Senior Digital/AMS Validation and Integration Engineer
- ASIC Digital Design Engineer
- Lead ASIC Design Verification Engineer, Amazon Leo
- Senior High-Speed IO Validation Engineer
- Senior ASIC Design Engineer, Memory Controller
- FPGA Design Verification Engineer
- Staff Engineer, Analog IC Design
- Lead Post-Silicon Validation Engineer
- RTL Engineer
- Lead Debug/Trace/Profiling Design Engineer
- R&D IC Design Engineer
- Associate FPGA / ASIC Design Engineer
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- FPGA Engineer
- VLSI Design Engineer
- FPGA Design Manager / Section Lead
- HW Design Engineer III
- Senior Design Verification Engineer
- Product Support Hardware Engineer
- Electrical Design Validation Engineer
- Staff Firmware/Hardware Engineer - RISC-V Architecture / PCIe: protocol, post silicon bring up, validation)
- PCIe/CXL Design Engineer (Principle)
- Analog Design Engineer