Principal Physical Design/Implementation Engineer

About MarvellMarvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.Your Team, Your ImpactCustom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up.The SubSystem Physical Implementation Center of Excellence (CoE) team is key part of this group, with global ownership and responsibility for delivering reference Floor Plan for the Sub Systems to the SOC customers.As part of the Implementation CoE team, you will drive the SubSystem Implementation/Back End strategy and PD execution for a high-quality SS design delivery to SOC customers.What You Can ExpectThis position is for either our Santa Clara or Irvine locations. Being on site full-time is required. Relocation will provided.Architect and lead the development of next-generation physical design methodologies and automation flows for Complex SubSystemsProvide deep technical leadership in RTL-to-GDSII implementation, including synthesis, floor planning, place and route, clock tree synthesis, and timing closureHands on work on complex Subsystem hardening Working with Senior and Junior engineers to deliver reference floorplan, fully synthesized, timing closed Sub System partitions to SOC teamWork with DFT team and SOC team for DFT insertion and closing timing at SOC levelWork with RTL team to close timing, ECOs, Bug fixes etcServe as a key technical advisor across multiple projects, influencing design decisions and resolving complex implementation challengesCollaborate with global cross-functional teams, including RTL, verification, and CAD, to ensure cohesive and optimized design execution.Mentor and coach senior and junior engineers, fostering technical growth and promoting best practices across the organizationEvaluate and drive adoption of emerging EDA tools and technologies in partnership with internal CAD and external vendorsRepresent the physical design team in strategic technical discussions with internal and external stakeholders, contributing to roadmap planning and methodology evolutionWhat We're Looking ForBachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience or equivalent professional experience in lieu of a formal degreeDomain Expertise of SoC architecture, processor cores, memory, PCIE/CXL highly preferredEthernet, Security and peripheral interfaces through hands on prior experience preferredExperience with Large and complex design synthesis, Floor planning, Place and Route, Clock tree and Timing closure of large Subsystems Extensive experience in Verilog and Static Quality checks of the implemented RTLExperience with Memory generation highly preferredExperience with leading foundries and latest process nodes 2nm, 3nm, 5nm etc preferredHands on experience in interpretive language such as Perl/PythonProven track record of delivering production-quality designs on aggressive development schedulesGood communication skills and self-discipline contributing in a team environmentExpected Base Pay Range (USD)158,600 - 237,600, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.Additional Compensation And Benefit ElementsMarvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.