<Back to Search
Physical Design Engineer
San Jose, CAMarch 23rd, 2026
Physical Design Engineer – Socionext America, MilpitasDescriptionSocionext Inc. (SNI) is an innovative enterprise that designs, develops, and delivers System-on-Chip products to customers worldwide. The company is focused on AR/VR, imaging, networking, storage and other dynamic technologies that drive today’s leading-edge applications. Socionext combines world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers. Founded in 2015, Socionext Inc. is headquartered in Yokohama, and has offices in Japan, Asia, United States and Europe to lead its product development and sales activities. Socionext America Inc. (SNA), a wholly owned subsidiary of SNI.We are seeking a Physical Design Engineer. This is a hands-on technical position and will have opportunities to work on a variety of challenging designs. Critical to this position is the ability to articulate technical discussions with ASIC Customers and design teams and work closely with customer, frontend and integration teams to ensure successful tape outs.Primary Responsibilities:Pre-layout STA to ascertain feasibility, timing constraint validation and feedback to customers and design teamsChip/Block Level Floorplanning and pin assignmentReview top-level/block-level clock specifications for completeness and feasibilityHandle all the Physical design tasks (Placement, Timing Optimization, Clock Tree Synthesis, Routing)Perform sign-off tasks (RC Extraction, Static Timing Analysis, IR drop analysis and Physical Verification)Presentations and Customer Interaction in customer meetingsNecessary Qualifications:BSEE, with 8+ years of experience or equivalent experience. MSEE preferred.Experience in ASIC Physical Design; Experience in an SoC product development organization with tape outs from 28nm/16nm to 2nm design nodes.Hands-on Experience with implementation EDA tools like ICC2/Innovus.Scripting (Perl/Tcl/Python) is required.Good understanding of ASIC frontend design.Experience in both Flat and Hierarchical layouts.Strong problem-solving skills and ability to analyze and resolve physical design issues related to library, timing constraints or CAD tools is required.Experience with power analysis and IR-drop tools (primepower/Redhawk) and Static Timing Analysis (Primetime).Experience with Physical Verification and fix PV errors in layout.Expert handling of Verilog HDL based Netlists, Physical design libraries.Team player with good interpersonal and communication skills; ability to explain processes and answer customer questions during meetings.Total Compensation Disclosure: $195,000 - $220,000 Base SalaryBase Pay + Bonus(es)Benefits: Comprehensive health, dental, vision insurance, 401(k) matching.Equal Opportunity Employer:Socionext America is an equal opportunity employer. We do not discriminate on the basis of sex (including all gender identities and expressions), race, or ethnicity.Benefits:401(k)401(k) matchingDental insuranceEmployee assistance programEmployee discountFlexible spending accountHealth insuranceHealth savings accountLife insurancePaid time offProfessional development assistanceReferral programVision insuranceWork Location: Hybrid remote in Milpitas, CA 95035
Showing 200 of 8,044 matching similar jobs in Springbrook, ND
- Computer Aided Design Designer
- Senior CPU Circuit Designer - Hybrid (Austin)
- Optical Software Engineering Leader - Embedded Systems
- Senior ASIC Power Engineer (10+ yrs) - Power & RTL
- Electrical Senior Design Engineer
- Design Engineer
- Senior CPU Circuit Design Engineer
- Lead Photonics Test Infrastructure Engineer - Automation
- Cyber Software Engineer Staff - SIGNAL SWE
- Digital Module Engineer
- Mechanical Designer / EIT - Lead Project Designer
- Lead Wheelchair Vehicle Design Engineer
- Mechanical Engineer II - Engine Systems & DTO Integration
- DDR Design Engineer - RTL, Timing & Silicon Bring-Up
- Wind Turbine CAD Designer & Drafter (SolidWorks)
- Lead Electronics Technician - IPC Solder & PCB Assembly
- Senior Embedded Systems Design Engineer
- Senior RTL Design Engineer - CPU Datapath & Vector Units
- PMU Analog Layout Engineer - Submicron CMOS
- Senior ASIC Design Leader for Defense Systems
- Senior Design Lead for Complex Mixed-Use Projects
- Sr. Project Engineer (Packaging)
- Senior Nuclear Mechanical Engineer - Systems Design
- Wireless FPGA/ASIC Prototyping Engineer
- Strategic DAS PCB Growth Manager
- Licensed PE: Distribution Design Engineer
- Distribution Engineer - Underground Power Design (Orlando)
- PHY RTL Design Engineer
- PCB Inspector
- Senior PCB Design Engineer - Embedded Compute & Networking
- Lead Analog and Mixed-Signal Design Engineer
- Senior Applications Scientist Colors CD&D - Erlanger, KY
- Analog Mixed Signal IP Engineer
- Electrical Engineer III
- Wireless Design Verification Engineer
- Senior Electrical Engineer, Space
- RFIC Design Engineer
- Senior Electrical Engineer
- Electrical Designer
- Application Engineer