<Back to Search
Lead Mixed-Signal Validation Architect
A technology solutions company located in San Jose seeks a Senior Principal Validation Engineer to lead post-silicon validation efforts. You will design validation plans, perform hands-on testing, and collaborate across teams to ensure performance and reliability. A strong background in mixed-signal systems and over ten years of experience in high-speed lab environments are required. This position offers an opportunity to impact product development through innovation and rigorous testing methodologies.#J-18808-Ljbffr
Showing all 52,158 matching similar jobs
- Principal Electronics Engineer
- ASIC Verification Engineer - Acacia (Hybrid)
- Sr. Principal Product Engineer (EMIR / PDN Analysis & Power Integrity)
- Design for Test Engineer (Temporary Contract Staff Augmentation Role)
- Staff Quality Engineer (Design)
- FPGA Engineer ( San Diego, CA ) 15547
- Hardware Validation Engineer II
- 9854 Senior Computer System Validation Consultant
- Principal Air Force Joint Simulation Environment (JSE) Verification & Validation (V&V) Engineer
- Senior Systems Engineer Level
- Staff Mixed Signal Design Engineer, Silicon Validation
- Control Law Validation & Verification Engineer
- SOC Verification Engineer
- Integration & Test Engineer (Lead)
- SR Validation Engineer - San Diego, CA
- Verification Engineer - Cabin Systems
- System Test Engineer
- Product Validation Engineer (Analog Circuit Design)
- FPGA Verification Engineer - Santa Clara, CA/On-Site
- Principal Systems Engineer - Electrical
- Principal FPGA Verification Engineer - $30K Sign On Bonus
- SOC Verification Engineer
- Senior Hardware Quality Engineer (NPI)
- Engineer, Staff
- Analog Mixed Signal IP Post Silicon Validation
- Principal R&D IC Design Verification Engineer (up to 500k pkg!)
- Emulation Verification Engineer
- Lead Test Engineer | Low Voltage System Team
- Senior Staff Manufacturing Test Engineer
- Senior Formal Verification Engineer - AI SoC Development
- Post-Silicon Validation Engineer
- Hardware Design Engineer, Systems Engineering
- Design Verification Engineer
- Test Engineer, Level 2
- Engineer Systems 3
- Principal IC Packaging Test Engineer, Silicon Technology (Starlink)
- Lead Systems Engineer
- Communication Systems Engineer
- System Engineer 3Hyattsville, MDMarch 31st, 2026
- Senior ASIC Verification Engineer, Coherent High Speed Interconnect