<Back to Search
Lead Mixed-Signal Validation Architect
A technology solutions company located in San Jose seeks a Senior Principal Validation Engineer to lead post-silicon validation efforts. You will design validation plans, perform hands-on testing, and collaborate across teams to ensure performance and reliability. A strong background in mixed-signal systems and over ten years of experience in high-speed lab environments are required. This position offers an opportunity to impact product development through innovation and rigorous testing methodologies.#J-18808-Ljbffr
Showing all 52,158 matching similar jobs
- Senior Post Silicon Validation Engineer - LPU
- ASIC Design Verification Technical Leader - Acacia (hybrid)
- Model‐Based Systems Engineer (Level 3)
- Principal Test Engineer (Austin, TX, US)
- Test Engineer II
- Computer System Validation (CSV) Engineer
- Validation Engineering IP Program Manager, Principal
- Principal Engineer - Power Module Product Quality Hardware Engineering
- NPD Engineer
- Verification Engineer (RTL design verification)
- Junior QA EngineerMadison, WIMarch 31st, 2026
- Senior Engineer, IT Computer System Validation (CSV)
- EMC Test Engineer
- Oliver Wyman, Vector - Aerospace Systems Test Engineer - Seattle, WA
- CPU Verification Engineer
- GPU Design Verification Engineer (GCDV)
- EMS Engineer - Senior Leader
- FAST Labs - Senior Principal II Engineer - EO/IR Systems
- Staff System Engineer
- Senior Electronics Engineer-Technical Staff (Lexington, MA, US)
- Smt Principal Engineer
- Systems Engineer 4
- Formal Verification Engineer - NPU
- Senior QA Design Transfer Engineer I - Pearland, TX
- Senior Formal Verification Engineer - AI SoC Development
- Principal Engineer
- BMS Validation Lead
- Senior/Staff System ArchitectNovi, MIMarch 31st, 2026
- FAST Labs - Senior Principal II RF Systems Research Engineer
- Sr Advanced Hardware Engineer- Military Avionics
- Senior SoC Verification Engineer
- Principal Electrical Engineer - EMI/EMC Lead
- Systems Engineer 4
- Engineer Principal
- PCIe Verification Engineer IRC290862
- Test Engineer
- LO Signature Assurance and Verification Lead Engineer (Berkeley)
- Principal Engineer, Homologation & Cert
- Test Engineer
- Production Support Hardware Lead - Senior Principal Mechanical Engineer