<Back to Search
Lead Signal & Power Integrity Engineer - High-Speed Packaging
San Jose, CAMarch 26th, 2026
A leading semiconductor company in San Jose is seeking an experienced engineer to focus on signal integrity and power integrity designs. The role requires expertise in simulation and design verification, with a strong background in using commercial simulation tools. Ideal candidates will have over 10 years of experience and a relevant degree. The company offers attractive compensation and benefits, fostering a diverse and inclusive workplace.
J-18808-Ljbffr
Showing 400 of 11,928 matching similar jobs in Springbrook, ND
- RF-mmWave IC Design / Packaging Engineer
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- Design Verification Engineer - Viasat Government
- GPU Design Verification Engineer
- Sr. Hardware Reliability Engineer, Infrastructure Reliability & Quality
- Jop Opportunity for RF Test and Development Engineer / Principal RF Test and Development Engineer
- Electrical Hardware Validation Engineer, Optimus
- Validation Engineer
- PCIe/CXL Design Engineer (Principle)
- Test Engineer III / Battery Hardware Test Engineer
- Digital Design Engineer - P4 - Cleared On-Site
- Jr PCB/Systems Design Engineer
- Senior Staff System Validation Engineer
- ASIC Design Verification Engineer I Intern - United States
- PCIe/CXL Design Engineer (Principle)
- Career Accelerator Program - Product, Test & Validation Engineer
- Senior Staff Physical Design Feasibility Engineer
- Electrical Design Engineer, Multilayer PCBA & System Design (Altium & EPLAN)
- RF Design/Integration Engineer
- Senior Hardware Reliability Engineer
- Sr. Electrical Design Engineer
- Design for Test Engineer (Temporary Contract Staff Augmentation Role)
- Mixed Signal Design Validation Engineer
- FPGA/ASIC Verification Engineer - 31975 Direct Hire
- Multi-Discipline Engineer
- Intern- Integrated Product Services Design
- Principal Electronics Engineer
- ASIC Verification Engineer - Acacia (Hybrid)
- High Speed AI Interconnect Signal Integrity Engineer
- Principal HW Validation Engineer
- Sr Design Engineer (AI Chips)
- Electronics Engineer III
- FPGA Engineer ( San Diego, CA ) 15547
- Intern, Power Hardware Development
- Senior Engineer, Package Design
- Analog and Mixed Signal Design Engineer
- Intern- Intergrated Product Services Design 1
- EMC Engineer (NASA LTVS Contingent)
- Principal ASIC Engineer/Lead ($400-650k package!)
- Intern, RFIC Design Validation and Characterization - Summer 2026