<Back to Search
Lead Signal & Power Integrity Engineer - High-Speed Packaging
San Jose, CAMarch 26th, 2026
A leading semiconductor company in San Jose is seeking an experienced engineer to focus on signal integrity and power integrity designs. The role requires expertise in simulation and design verification, with a strong background in using commercial simulation tools. Ideal candidates will have over 10 years of experience and a relevant degree. The company offers attractive compensation and benefits, fostering a diverse and inclusive workplace.
J-18808-Ljbffr
Showing 200 of 13,756 matching similar jobs in Springbrook, ND
- Senior FPGA Engineer
- Lead Design Verification Engineer
- Lead Design Verification Engineer
- FPGA Design Engineer
- Design Functional Test Engineer
- Test Automation Hardware Engineer
- Senior Power IC Design Engineer - Equity & Impact
- Power Validation Engineer
- Hardware Design Engineer
- Senior Analog IC Design Engineer - Low-Power ADC/Sensing
- Hardware Engineering Manager: Lead PCB Design & Systems
- Embedded Systems Engineer - AI Hardware PlatformSunnyvale, CAMarch 20th, 2026
- Sr. ASIC Design Engineer
- Elcetrical Engineer
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Senior Vehicle Hardware TPM - Launch Vehicle
- MDVT Engineer (Mechanical Design Validation and Testing)
- Lead Design Verification Engineer
- Printed Circuit Board Designer - MCCB
- Senior Electrical Engineer - Analog/Digital
- Lead Design Verification Engineer
- Senior FPGA Engineer: Low-Latency SoC Focus
- Senior GPU Clocking & Timing Engineer
- VP, A&D PCB Sales & Strategic Growth
- Lead Photonics Test Infrastructure Engineer - Automation
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Senior Analog IC Design Engineer: Delta-Sigma & Amplifiers
- FPGA Engineer: RTL Design with OCaml/Hardcaml
- RTL Design Engineer
- Lead Electronics Engineer - Defense
- Senior PMU IC Design Lead - Low-Power Analog Expert
- DDR Design Engineer - RTL, Timing & Silicon Bring-Up
- Senior Embedded Systems Design Engineer
- Senior Mixed-Signal IP Integration Engineer for AI Accelerators
- PMU Analog Layout Engineer - Submicron CMOS
- Senior ASIC Systems Engineer
- Licensed PE: Distribution Design Engineer
- Strategic DAS PCB Growth Manager
- Senior Altium PCB Design Engineer - 8-Layer, Remote Contract
- Memory Design Engineer - DRAM Tech, Hybrid Boise