<Back to Search
Lead Signal & Power Integrity Engineer - High-Speed Packaging
San Jose, CAMarch 26th, 2026
A leading semiconductor company in San Jose is seeking an experienced engineer to focus on signal integrity and power integrity designs. The role requires expertise in simulation and design verification, with a strong background in using commercial simulation tools. Ideal candidates will have over 10 years of experience and a relevant degree. The company offers attractive compensation and benefits, fostering a diverse and inclusive workplace.
J-18808-Ljbffr
Showing 100 of 13,286 matching similar jobs in Springbrook, ND
- Senior Mixed Design Validation Systems - Electrical/Optical Engineer
- R&D IC Systems Engineer
- Oscillator Design Engineer
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Principal Analog Mixed-Signal Design Engineer
- Career Accelerator Program - Analog Design Engineer - MS/PhD
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- FPGA Design/Verification Engineer
- Principal Mixed-Signal/Analog Design Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- IMA & RF Subsystem Design Engineer
- MMIC Design Engineer
- ASIC/FPGA Design Engineer (SMES)
- ASIC/FPGA Design Engineer (SMES)
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- RFIC - PLL Design Engineer
- Sr. RFIC Design Engineer (RFIC Engineering)
- Principal Product Engineer (Analog Design Automation)
- Wireless RTL Design Engineer
- MTS Design Engineer, HBM
- Principal RF Design Engineer
- ASIC Design Engineer
- ASIC/RTL Design Engineer - Senior (US)
- PCB Design Engineer
- Package Design Engineer
- Principal Mixed-Signal/Analog Design Engineer
- Staff Analog & Mixed-Signal Design Engineer
- Lead PMIC Design Engineer (RTL)
- Senior Analog IC Design Engineer
- Senior Space Systems Engineer, Viasat Government
- Staff Hardware Design Engineer
- Principal Analog Mixed Signal ASIC Engineer
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- SoC/ASIC Design Engineer
- Senior Space Systems Engineer, Viasat Government
- Hardware FPGA Design Engineer - Acacia (Hybrid)
- Lead PMIC Design Engineer (RTL)
- Senior Space Systems Engineer, Viasat Government
- FPGA Design Lead for High-Performance AI Hardware
- RFIC Design Intern - mmWave PA & PCB Testing, Equity