<Back to Search
Photonics Layout and Design Automation Engineer
Mountain View, CAMarch 23rd, 2026
Aeva's mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4D LiDAR sensors uniquely detect instant velocity in addition to 3D position, allowing autonomous devices like vehicles and robots to make more intelligent and safe decisions.We are looking for an expert in Photonic layout and design automation to join our core engineering team!What you'll do:Drive and participate across various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications.Drive and participate in software selection procedures to implement integrated environment for photonics simulation and layout tools.Participate in establishing a road map for photonics design automation.Work cross-functionally with design, process and test teams to develop CAD infrastructure that facilitate the compliance of DfX requirements and foundry design rules.Manage in-house photonic component model and layout libraries with proper revision control and regression tests.Continuously monitor quality escapes, and deploy corrective actions with a proper root cause analysis.What you have:5+ years of integrated circuit layout and design automation experience, preferably in a field of integrated photonicsComprehensive understanding of various areas of CAD developments encompassing simulation/layout automation, PDK development, and management, physical verification (LVS/DRC), hardware/software infrastructure managementExpertise in p-cell development, LVS/DRC run-set development, source code revision control, and/or regression tests.Proficiency in commercial software tools commonly used in photonics mask layout from Cadence, Synopsys, Luceda, and KlayoutFamiliarity with the semiconductor fabrication processExperience with source code and library managementExperience with Python and Linux shell scriptingNice-to-haves:* Knowledge of silicon photonics, and optoelectronic device physics* Familiarity with commercial photonics simulation software environments from Synopsys, Cadence, Luceda, and AnsysWhat's in it for you:Be part of a fast paced and dynamic teamVery competitive compensation and meaningful stock grantsExceptional benefits: Medical, Dental, Vision, and moreUnlimited PTO: We care about results, not punching timecards$154,900 - $209,600 a year
Showing 600 of 8,833 matching similar jobs
- Sr. Physical Design Methodology Engineer, Annapurna Labs
- Mechatronics & Robotics Technician - Ocala ,FL , RME
- Senior Mechatronics & Robotics Technician
- Mechatronics & Robotics Tech
- Mechatronics & Robotics Tech , AGS1
- Firmware Engineer - SLAM Odomery, Industrial Robotics Group
- Controls Integration Engineer , Mechatronics Sustainable Packaging (MSP)
- Engineering Technician
- Staff Analog Design Engineer
- Senior Computer Vision Engineer, Space
- Senior Electrical Engineer, MIL-Standards/Design
- Staff Software Engineer, Robotics
- RFIC Design Engineer
- ESD Engineer
- CPU Physical Design and Integration Engineer
- Firmware Engineer
- RFIC Layout Engineer
- Analog/Mixed-Signal Circuit Design Engineer
- GNSS Validation Engineer
- SRAM Circuit Design Engineer
- CAD Engineer - Custom EMIR Methodology
- Embedded 5G/4G Cellular RF Software/Firmware Engineer
- CAD Engineer - Custom EMIR Methodology
- Digital Layout Design Engineer
- Analog Mixed Signal IP Engineer
- CAD Engineer - Circuit Simulation Methodology
- Gate-level SigEM/SEB/FIT CAD Engineer
- Analog Mixed Signal IP Engineer
- CPU Design Timing Engineer
- SerDes Circuit Design Engineer
- DDR Design Engineer
- Pixel Development Engineer
- CPU Silicon Validation Engineer
- DDR Design Engineer
- CPU Full Chip Physical Integration Engineer
- Wireless SoC Design Engineer
- ASIC Design Engineer - Fabric/Interconnect
- Semiconductor Test Architect
- DDR Design Engineer
- Display Electrical Architecture Engineer