<Back to Search
Wireless RTL Design Engineer
California, CAMarch 26th, 2026
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.In this highly visible role, you will be at the center of a silicon design group with a critical impact on getting functional products to hundreds of millions of customers quickly. You will develop signal processing intensive design for wireless communication SoCs with diverse connectivity technologies.Will you join us and do the best work of your life here?MSEE/PhDGood track record of bringing logic designs into mass productionExperience with FPGA and/or emulation platformExperience in front end CAD tools such as synthesis, CDC and power analysisArray
Showing 150 of 11,991 matching similar jobs in Springbrook, ND
- Analog Architect
- Wireless FPGA/ASIC Prototyping Engineer
- Senior Mask Design Engineer (14nm AMS)
- Senior PCB Design Engineer - Embedded Compute & Networking
- ASIC/FPGA Design Engineer (SMES)
- Engineer, Senior
- Senior Robotics Hardware Engineer
- Analog Mixed Signal IP Engineer
- RFIC Design Engineer
- Application Engineer
- SerDes Circuit Design Engineer
- WSoC PHY/MAC Validation and Integration Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Lead Systems Engineer
- IC Package Design Engineer
- Analog Mixed Signal IP Engineer
- FPGA Engineer
- Lead System Engineer
- Oscillator Design Engineer
- Analog Design Engineer 2
- Senior ASIC Design Engineer
- Senior Hardware Validation Engineer
- Embedded Security/Electronics Prototype Intern - MITRE Labs - Summer 2026 - Bedford, MA
- Career Accelerator Program - Analog Design Engineer - MS/PhD
- Experienced Analog/Mixed Signal IC Design Engineer
- Silicon Validation Engineer
- FPGA Design Engineer
- Principal Analog Mixed-Signal Design Engineer
- RF IC Design Team Summer/Fall Co-Op (June - Dec 2026) (Irvine, CA, US)
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- Senior Staff FPGA/Firmware Design Engineer
- Asic/Fpga Design Engineer
- (US CITIZEN ONLY) FPGA Design/Verification Engineer
- IMA & RF Subsystem Design Engineer
- MMIC Design Engineer
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- RFIC - PLL Design Engineer
- Lead Electrical Design Engineer
- Principal Mixed-Signal/Analog Design Engineer