<Back to Search
Packaging Substrate Engineer
Millbrae, CAMarch 28th, 2026
**Role Number:** 200632349-3401**Summary**Our Hardware Technology Packaging team invents, designs, develops, and integrates electronic packaging solutions for Apple's internal and custom external components of hardware for its consumer electronic products such as iPhone, iPad, Mac, Apple Watch, Apple TV etc. In this highly visible role, you will own and drive sophisticated package selection, new-generation package structure and configuration optimization. You will be responsible for Apple package substrate including design, technology, manufacturing, and reliability, and future roadmap; and work with cross-functional teams to achieve the best package performance.**Description**Lead SoC package substrate technology development, pathfinding, and roadmap definition.Work with substrate manufacturing industry, foundry, and OSAT to bring package substrate solution from concept to HVM.Drive industry with sophisticated package solutions, new architecture, material and process development, and spec definitions.5% International travel.**Minimum Qualifications**+ BS and 10+ years of relevant industry experience.**Preferred Qualifications**+ MS or Ph.D. and 8+ years of relevant industry experience.+ Proven fundamentals in material/chemistry/mechanical engineering field(s).+ In-depth knowledge of substrate technology, manufacturing process, design rules, and roadmap.+ Hands-on experience in substrate manufacturing and technology development: Cu plating, lithography, dielectric material, via formation, solder resist, surface finish etc.+ Familiarity with package assembly and integration process preferred.+ Experience in Cadence Allegro platform tools and design review for manufacturing (DFM).+ Exceptional technology development & project management skills.+ Strong communication & collaborative skills.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
17,605 matching similar jobs in Springbrook, ND
- Process Engineer II
- Package Design Engineer
- MECM Patching and Packaging Engineer
- HVM Field Process Engineer - tALD, Epitaxy, Vertical Diffusion
- Analog Design Engineer - Principal
- Packaging Designer
- Senior Scientist, I Global Material and Parenteral Packaging Sciences - No Experience Required
- Process Technician
- Product Reliability Engineer
- Silicon Photonics Design Engineer
- Senior Photonics Characterization Engineer
- Application Engineer - Silicon Photonic/Optical engineer
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Support Engineer, Manufacturing Technician, Quantum Computing
- SoC Design Integration Engineer
- Panel Design Engineer
- Display Panel Design Engineer
- Photonics Engineer
- SoC Design/Integration & Synthesis Engineer
- Package Integration Engineer
- Depth Sensor Development Engineer
- Hardware Reliability Engineer - Ecosystem Accessories
- mmWave IC Design Engineer
- Process Engineer New College Grad - Doctorate Degree (Santa Clara, Ca)
- 2026 Summer Process Engineer Intern - Adv Degree (Albany, NY)
- Process Support Engineer Trainer - E4
- Application Engineer V - (E5)
- Process Technician II
- MOCVD Engineer
- 2026 NCG: Process Engineer III (CMOS) - Doctorate Degree (Santa Clara, CA)
- Supplier Development Engineer
- Process Scientist Colors CD&D - Erlanger, KY
- Senior Engineer I, Field Process, ALD
- Snr Process Engineer - Early Career (Spring 2026)
- Engineer II - QA Sutures
- Senior Low Observables Design & Integration Engineer - Pole Model
- Senior Engineer, Field Process (Boise, ID)
- Post-Quantum Cryptography Engineer
- ASIC Design Engineer V