<Back to Search
SoC DRAM Memory Subsystem Validation Engineering Program Manager
Cupertino, CAMarch 30th, 2026
**Role Number:** 200636483-0836**Summary**Come and join the team that crafts Apple's groundbreaking silicon. Apple makes the greatest SoCs in the world; to do that takes thousands of employees, multiple years, and very significant R&D spending. To make the best use of those employees, time and money requires excellent methodologies and structures. As we continue to expand and mature, the processes used to develop these SOCs must be improved. Join us to do your life's best work in this rare opportunity to help define the next big thing that will surprise and delight the world!**Description**The SoC DRAM Memory Subsystem Validation and Debug Program Manager will drive the memory subsystem readiness for our custom SoCs. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. The charter will include managing bring-up, validation, and the complicated debug of our groundbreaking memory subsystem. The EPM will also help craft the DRAM industry's mobile roadmap and drive innovative DRAM technologies to accompany SoC's across Apple's product lines. In this multifaceted role, you will be the critical interface between Apple's DRAM architecture, Memory Controller Design and DV, DDR PHY, DRAM product engineering, and software teams to ensure these sophisticated memory technologies are delivered from architecture to mass production to Apple's industry leading quality standards.**Minimum Qualifications**+ BS + 10 years of relevant experience+ Prior experience in SOC DRAM Memory Design, Validation, Architecture or Test/Product Engineering.**Preferred Qualifications**+ Knowledge of high-performance memory subsystem, including SoC memory architecture, sophisticated DDR controller, PHY design and high-speed IO interface, DRAM device, and associated calibration/training mechanisms.+ Experience shipping high volume DRAMs / SoCs.+ Previous experience working with major DRAM memory vendors and validation of DRAM device is also a plus.+ Experience working in a high-energy multi-disciplined engineering environment, strong at multi-tasking, and real-time crisis management.+ Excellent debugging skills. Proven track record to drive resolution of critical problems, while under pressure.+ Ability to understand complex technical discussions and extract action plans.+ Passionate to own/drive project development using well-defined metrics.+ Thrives in dynamic schedule driven development environment.+ Ability to succinctly summarize complex details for executive reporting.+ Extraordinary leadership skills and ability to encourage team members with a dedication to see the bigger picture+ Phenomenal leadership and social skills with a reciprocal approach.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 600 of 47,636 matching similar jobs in Shell Valley, ND
- QA Analyst
- Quality Assurance Manager
- Quality Assurance Associate
- IT Quality Engineer
- Senior Manager - Model Validation
- Lead or Senior or Experienced Design, Analysis and Test Engineer **Sign on Bonus Potential**
- Engineer Principal
- Pre-Sales Architect - Quality & LIMS
- Validation Engineer
- Pre-Sales Architect - Quality & LIMS
- Principal Software Quality Engineer - GPU & Machine Learning
- Engineer
- CPU Core Design Verification Engineer
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Engineer
- Quality System Engineer
- Quality Assurance & Sample Management Technician
- Security Compliance Specialist, Amazon Leo Security Assurance
- Hardware Validation Engineer, NPD Hardware
- Sr. SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning
- SoC Correlation Product Engineer
- Wireless SoC Design Engineer
- SoC Full Chip DV Engineer
- Design Verification Engineer
- Formal Verification Engineer
- SoC DFT DV Engineer
- Design Verification Engineer
- Wireless SoC Design Engineer
- Wireless SOC FW Engineer
- SoC Characterization Product Engineer
- Wireless SoC Design Engineer
- Design Verification Engineer
- Senior Staff Engineer, Digital Verification
- Staff SoC RTL Performance Analysis Engineer
- INTERNSHIP: BIOVIA Quality Engineer
- Principal DevSecOps Lead Engineer
- Epic Tapestry UM Application Support Engineer - 6068187
- Epic Tapestry UM Application Support Engineer - 6068187
- Epic Tapestry UM Application Support Engineer - 6068187
- Epic Tapestry UM Application Support Engineer - 6068187