<Back to Search
IP Validation Engineer - Machine Learning Accelerators
Burlingame, CAMarch 26th, 2026
Reality Labs focuses on delivering Meta's vision through On-device AI. The compute performance and power efficiency requirements of these workloads require custom silicon. Reality Labs Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, displays, sensors, and new ways to map the human body. Our chips will enable On-device AI assistance and features, where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors to architecture, firmware, and algorithms. As a Machine Learning IP Validation Engineer at Meta Reality Labs, you will work with an experienced group of researchers and engineers, and use your firmware, system integration, prototyping and hardware validation skills to implement IP validation infrastructure, bring-up IP SW workloads on prototyping and silicon platforms, and contribute to the development and optimization of state of the art machine learning accelerators. You will work closely with ML researchers, architects and designers in creating prototyping and validation requirements and test cases for multiple state of the art IPs.Minimum QualificationsBachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience8+ years of relevant experience in consumer electronics or related fieldsExperience creating validation plans for hardware products including developing test methodologies for new features and technologiesExperience in detailed testing of at least one IP subsystem such as machine learning, display, audio, camera/vision, machine learning or wirelessFamiliar with testing common SOC HW interfaces such as AXI, APB, AHB, OCPExperience in troubleshooting with component vendors on test escapes, missing test coverage, etcPreferred QualificationsDemonstrated experience supporting technical teams, cross-functional groups and vendors to execute against validation plansDemonstrated understanding of consumer electronics product lifecycle, development process and partner eco-systemGeneral understanding of overall hardware system architecture common to consumer electronics productsExperience working as a hardware design or verification engineerExperience working with embedded C/C++ FW/HW integrationExperience working with embedded systems that run on Android/LinuxPython scripting experience for test automation and data processing/organizationDemonstrated experience driving complex and ambiguous problems to solutionExperience executing validation strategy and coordinating with cross functional teams to come up with detailed test plans for ML subsystems in products under development and work with internal and external test resources on test executionExperience learning quickly and extend to other areas as neededProven communication and collaboration skills and experience communicating and driving issues to resolution across cross functional teamsExperience working with overseas development and manufacturing partnersResponsibilitiesSupport hardware system validation and performance and power characterization activities for the Electrical Engineering teamTrack test progress, document bugs, and fixes and produce regular progress reportsIdentify risks and develop mitigation strategiesFor new technologies and features, work closely with design engineering on defining performance characterization and validation strategy, as well as detailed test plansWork closely with the factory test team and ensure alignment of validation and characterization plans with factory test plansParticipate in design reviews and make recommendations to support overall test strategyCreate test setups, collect and analyze data to help debug technical issuesSupport cross functional design engineering and technology teams in driving resolution and verify fixesConvert large amounts of data into a clear summary to communicate to stakeholders at all levelsAbout MetaMeta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today-beyond the constraints of screens, the limits of distance, and even the rules of physics.Equal Employment OpportunityMeta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.
Showing 200 of 16,857 matching similar jobs in Springbrook, ND
- FPGA/ASIC Verification Engineer - 31975 Direct Hire
- Electrical / PCB Design Engineer (Clean Sheet/Motion Control)
- RF Design/Integration Engineer
- FAST Labs - Principal RF Systems Research Engineer
- Design for Test Engineer (Temporary Contract Staff Augmentation Role)
- Intern, RFIC Design Validation and Characterization - Summer 2026
- FPGA Engineer ( San Diego, CA ) 15547
- Sr Design Engineer (AI Chips)
- Senior Embedded Systems & Hardware-in-the-Loop Engineer
- Senior ASIC Design Engineer - Hardware
- Wireless RTL Design Engineer
- SerDes System Validation Engineer
- Principal Firmware and Control Engineer
- Sr. FPGA Design Engineer
- Embedded Systems Engineer
- Sr. FPGA Design and Validation Engineer
- Digital Design Engineer
- Associate Design and Analysis Engineer
- FPGA Design Engineer
- Lead PMIC Design Engineer (RTL)
- Engineer, Design Verification Engineering
- Digital Design Engineer
- Senior Analog/Mixed Signal ASIC Design Engineer
- Embedded Hardware Design Engineer
- FPGA Design Engineer II
- Mixed-Signal Electronic Design Engineer 2
- Electronics & Embedded Systems Summer Intern
- Principal FPGA Design Engineer
- Hardware In The Loop Simulation Systems Engineer
- Sr. Electronics Design Engineer
- Embedded Electronics Design Engineer
- Senior Subsystem Validation Engineer
- Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team
- Principal Senior Engineer - FPGA Design - $15K Sign On Bonus
- Senior Digital Verification Engineer - Digital Beamforming Systems - TeraWave
- HW Post-Silicon Validation Engineer
- Associate Design and Analysis Engineer
- Associate Design and Analysis Engineer (Hazelwood)
- SoC/ASIC Design Engineer
- Test Engineer