<Back to Search
Front End Design Engineer Intern (Summer 2026)
Austin, TXApril 4th, 2026
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Front End Design Engineering InternThe Cadence Tensilica CPU Processor Team is seeing rapid adoption of our industry leading processor cores and DSP's. Our configurable and extensible processor cores are poised to meet the demands of intelligent IoT Devices at the edge of ML/AI Applications. We are already empowering many of the top chip and system companies with our Audio, Speech, AR/VR, ADAS, Vision and Imaging applications being driven with our processor cores. Today Cadence is shipping an astounding 8 Billion processor cores annually and expanding into intelligent system design and development.Cadence Tensilica CPU Processor Team is hiring students to join our R&D teams in San Jose and Austin. This is an amazing opportunity to work as an engineering intern at a world leader in computational software, semiconductor design IP, and system verification hardware. Our customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.Come be part of this great Processor team where you can make an impact that is visible.Perform as a member of the Logic Design Team for Xtensa processors.Position RequirementsCurrently enrolled in MS/BS major as Electrical Engineering, Computer Engineering, or equivalent.Good knowledge of computer architecture and pipelined designs is required. Understanding of compilers and operating systems is a plus.Excellent knowledge of Verilog/SystemVerilog and popular EDA simulation & implementation tools.Deep understanding of Digital Design and/or Design Verification Fundamentals.Good experience in scripting languages. Excellent knowledge of Perl is a plus.Excellent oral and written communications skills.We're doing work that matters. Help us solve what others can't.J-18808-Ljbffr
478 matching similar jobs near Austin, TX
- SoC Design/Integration u0026 Synthesis Engineer
- RF Design Engineer
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Physical Design PPA & DTCO
- EMC Design Engineer
- Lead GFX Architect, RAS (Reliability, Availability, and Serviceability)
- FPGA Security Architect
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Design Verification Engineer
- FPGA Development Engineer, Annapurna Labs
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Package Design Engineer
- Lead Mixed Signal Design Verification Engineer
- DFT Design Engineer
- Senior Verification Engineer I
- Senior Analog Circuit Design Engineer
- Sr PCB Specialist, Annapurna Labs, Machine Learning Hardware
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- ATE Test & Product Development Engineer
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- SIPI Architect for High-Speed SerDes
- Analog Layout Engineer
- ASIC Design Verification Engineer, Amazon Leo
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- STA EngineerAustin, TXApril 5th, 2026
- Hardware Emulation Engineer (Contractor)
- Physical Design Engineer
- PC Board Designer
- Cellular RF Hardware Design Engineer
- Staff RTL Design Engineer
- Entry Level Analog Design Engineer (FF-64000925)
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Director of Hardware
- PRINCIPAL TECHNICIAN - SR. TECHNICIAN - Space Hardware Printed Circuit Board Support
- Senior Embedded Software Engineer I, Robotic Controls
- Formal Verification Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- C/C++ Hardware / Software Co-Design SDE, Machine Learning Acceleration Systems
- Field-Programmable Gate Arrays Manager