<Back to Search
CPU Physical Design Methodology and Optimization Engineer
Santa Clara, CAApril 2nd, 2026
**Role Number:** 200629531-3760**Summary**Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!In this highly visible role as a part of an industry-recognized and innovative CPU design team; you will contribute to solving intriguing and key problems in the physical design (PD) methodology and optimization space. With a steadfast focus on improving Power, Performance and Area (PPA) of our industry leading CPU designs, you'll have the opportunity to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new and exciting technical areas including applying machine learning techniques in the silicon design space.**Description**Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPADetailed analysis across partitions to understand optimization opportunityDevelop new PD focused flows to improve CPU performance and efficiencyCross-functional collaboration across STA, library, tech, and post silicon team to improve optimization during physical design**Minimum Qualifications**+ Minimum BS and 3+ years of relevant industry experience+ Experience in digital circuits, timing/power concepts, and logic design+ Experience with TCL or Perl**Preferred Qualifications**+ Strong fundamentals in high-performance & low-power physical design techniques+ Experience in using industry standard synthesis, PnR, and STA tools+ Proficiency in programming and scripting in Python, TCL, or Perl+ Understanding of challenges related to latest deep sub-micron technology and ability to write algorithms and code to extract Power Performance & Area during physical design+ Ability to work well in a team, self-motivated, and excellent communication skillsApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
563 matching similar jobs near Santa Clara, CA
- Senior Principal, Design Engineering, Power Design
- Principal, Design Engineer (SJ2)
- Staff Engineer, PCB Manufacturing (Production)
- Senior Principal, Design Engineer
- Lead SW Post-Silicon Validation Engineer
- Principal Power Electronics Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Staff Power Electronics Engineer
- Electrical Engineering Technical Leader
- Thermal Engineer
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- Lead HW Post-Silicon Validation Engineer
- Director, ASIC Design
- Sr. Design Verification Engineer
- Sourcing Commodity Manager - PCB
- Signal and Power Integrity Technical Lead (Hybrid)
- Staff R&D IC Design Verification Engineer (up to $380k pkg!)
- Principal R&D IC Design Verification Engineer (up to 500k pkg!)
- Sr. Manager, ASIC Design
- Optical Hardware Engineer
- Strategic AI Systems Lead: Scalable ML & Cloud Production
- Manager, SOC Technical Marketing
- Electrical Design Engineer: PCB & System Innovator
- Associate Test Engineer 1 (Shift 1) & (shift 2)
- German Translator - Global Healthcare Software (Relocation)
- Manufacturing Equipment Technician
- Application Specific Integrated Circuit Design Engineer
- IP Verification Engineer - FPGA/ASIC Front-End Expert
- Senior Product Designer
- Senior Media Systems Architect San Jose, California, United States of America Posted a day ago
- Staff Java Backend Engineer-Global PaymentsSan Jose, CAApril 1st, 2026
- Precision PCB QC Inspector - Onsite
- AI Research Scientist | Machine Learning | Deep Learning | Natural Language Processin
- AI/ML ASIC Architect - Storage-Driven Accelerator
- Senior Business Analyst - Data-Driven Ops & Strategy
- VP, A&D PCB Sales & Strategic Growth
- Software Engineer II: ML On-Chip Modeling (San Jose)
- Android Application Developer
- Merchant Account Onboarding & Growth Product Manager
- Principal Systems Engineer