<Back to Search
CPU Physical Design Methodology and Optimization Engineer
Santa Clara, CAApril 3rd, 2026
Role Number: 200629536-3760
Summary
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!
In this highly visible role as a part of an industry-recognized and innovative CPU design team; you will contribute to solving intriguing and key problems in the physical design (PD) methodology and optimization space. With a steadfast focus on improving Power, Performance and Area (PPA) of our industry leading CPU designs, you'll have the opportunity to work with most teams in CPU design and influence SOC teams as well. You will also be actively contributing to new and exciting technical areas including applying machine learning techniques in the silicon design space.
Description
Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA
Detailed analysis across partitions to understand optimization opportunity
Develop new PD focused flows to improve CPU performance and efficiency
Cross-functional collaboration across STA, library, tech and post silicon team to improve optimization during physical design
Minimum Qualifications
Minimum BS and 10+ years of relevant industry experience
Experience in digital circuits, timing/power concepts, and logic design
Experience with TCL or Perl
Preferred Qualifications
Strong fundamentals in high-performance & low-power physical design techniques
Experience in using industry-standard synthesis, PnR, and STA tools
Proficiency in programming and scripting in Python, TCL, or Perl
Understanding of challenges related to latest deep sub-micron technology and ability to write algorithms and code to extract Power Performance & Area during physical design
Ability to work independently and/or lead physical design methodology and optimization techniques across partitions in collaboration with x-functional teams
Excellent communication and interpersonal skills
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .
368 matching similar jobs near Santa Clara, CA
- Product Design Engineer - Apple Vision Pro
- Machine Learning Engineer - Inference San Jose Regular
- SR ASIC Design Verification Engineer
- Systems Reliability Hardware Engineering Technical Leader
- Hardware Engineering Technical Leader
- Leader, Hardware Engineering Design (Onsite)
- New Grads 2026 - Software Engineer, Algorithm
- Machine Learning Engineer, AI Coding Tools San Jose Regular
- Cisco is Seeking Machine Learning Engineer – AI Research
- Machine Learning Engineer
- Specialist, Software Engineer (Embedded Firmware/Hardware Design)
- Autonomous Driving ML Engineer
- Autonomous Driving Perception ML Engineer
- Senior Physical Design Engineer(7051)
- Engineering
- ASIC Design Verification Engineering Technical Leader
- ASIC Design Verfication Engineer II (Full Time) - United States
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Principal Firmware and Control Engineer
- Senior Software Engineer - Applied Machine Learning, Engine San Jose Regular
- Senior Embedded Firmware Engineer - Onsite (San Jose)
- Emulation & Prototyping Verification Lead
- Optical Software Engineering Leader - Embedded Systems
- FPGA & Embedded Solutions Intern - Hands-on Hardware
- Principal Embedded Software Engineer
- Computer Aided Design Engineer
- Staff Quality Engineer
- Additive Manufacturing Engineer
- Senior Hardware Platform Engineer: Strategy & Architecture
- Director of Packaging Engineering – Consumer Electronics
- Senior Lead Thermal Engineer, Hardware Design - Thermal
- Strategic Business Development Leader - Wealth Management
- Strategic Revenue Director
- Senior Director of Engineering
- 2026 Raytheon Full Time - Effectors Software Engineer II - Tucson, AZ (Onsite)
- (General Hire) Machine Learning Engineer Graduate (Commerce& Content Service & Search Ads)- 202[...]
- Senior Principal C++ Software Engineer
- Senior Staff Engineer (Electrical Hardware Design)
- Machine Learning Engineer Graduate (TikTok Short Video Content Understanding/Multimodal Recomme[...]
- Sr. Staff /Principal 3DIC System Architect