<Back to Search
SoC Design Verification Engineer
Austin, TXMarch 20th, 2026
**Role Number:** 200625848-0157**Summary**Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple's Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of sophisticated SOCs that are driving Apple's flagship Cellular 5G platform. As a member of this team you will integrate multiple sophisticated IP-level DV environments, craft highly reusable UVM TB, implement effective coverage-driven and advised test infrastructure, deploy new tools, develop and deploy AIML methodology, and implement ideas to improve the quality of tape-out readiness of all our chips.By collaborating with other product development groups across Apple, you can push the industry boundaries of what complex SOC chips can do and improve the product experience for our customers across the world! You will be able to learn all aspects of a large-scale SOC, different types of SOC architecture, many high-speed layered protocols, the industry's standard methodologies on low-power architecture, outstanding DV methodology, verification on accelerated platforms, knowledge of Cellular protocol, FW-HW interactions, complexities of multi-chip SOC debug architecture, etc.**Description**As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable will all areas of SoC design verification engineering. Someone who thrives in a dynamic multi-functional organization, someone who is not afraid to debate ideas openly, and is flexible enough to shift inconstantly evolving requirements.**Minimum Qualifications**+ BS and 3 + years of relevant industry experience.+ Experience in Object Oriented Programming.+ Experience in Digital Design.+ Experience in Developing Reference Model of DUT and Verification using HVL.**Preferred Qualifications**+ MSEE, MSCS or beyond is preferred.+ Experience in Computer Architecture, SOC, Networking Protocols.+ Programming experience in SystemVerilog, Python, OOP+ An extraordinary teammate with excellent communication and problem-solving skills and the desire to seek diverse challengesApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 100 of 16,053 matching similar jobs in Springbrook, ND
- Wireless Design Verification Engineer
- Emulation Verification Engineer
- GPU Physical Verification Design Engineer
- Formal Verification Engineer
- FPGA Design Engineer
- Experienced Design and Analysis Engineer (Berkeley)
- GPU Formal Design Verification Engineer
- GPU Design Verification Engineer
- Application Specific Integrated Circuit Design Engineer
- Sr. ASIC Design Engineer
- RTL Design Engineer
- Principal Digital Identity Engineer
- FPGA Design Engineer - Robotics & Medical Devices
- Product Design Engineer, Amazon Devices-Hardware
- Senior Engineer I - Design (Cybersecurity)
- MLA IP Design Verification Engineer, Annapurna Labs
- Senior Design Verification Engineer (BO-50023778)
- Verification & Validation (V&V) Engineer, Medical Devices
- Sr. Design Verification Engineer
- Ingénieur Intégration/Validation logicielle (H/F)
- Sr. Design Verification Engineer
- Principal ASIC Design Verification Engineer
- Sr. RTL Verification Engineer
- CSSP Engineer/Architect, Senior P35-P36
- SoC Top-Level Physical Design Engineer
- SOC IP Methodology Engineer - Custom SOC
- Analog/Mixed Signal Verilog Modeling Design Engineer
- (US CITIZEN ONLY) FPGA Design/Verification Engineer
- Senior Formal Verification Engineer
- Staff Engineer, SoC - DFD Design Verification
- ASIC Verification Engineer, Amazon Leo
- Hardware Verification Engineering Co-Op Fall 2026
- GPU Design Verification Engineer
- Summer 2026 - Design DFT/DV Engineer Intern (7410)
- PCIe/CXL Design Engineer (Principle)
- PCIe/CXL Design Engineer (Principle)
- ASIC Verification Engineer - Acacia (Hybrid)
- Systems Design lab Engineer
- Experienced Design and Analysis Engineer
- ASIC/SOC Micro-Architect and RTL Design Engineer (Security)