<Back to Search
Power Engineer (RTL Design & Verification)
Mountain View, CAMarch 28th, 2026
Power Engineer (RTL Design & Verification)City: Mountain ViewState/Province: CaliforniaPosting Start Date: 3/9/26Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients' most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.Job Description:Power EngineerPlease look for design engineers with power analysis experienceVerification engineers with power aware verification or low power design verification experience.ASIC/SOC power engineers with experience on tools like PTPX / RTL-A.* We are seeking a highly skilled and motivated Contract Worker for RTL Design and Verification with expertise in power profiling and automation. The ideal candidate will play a crucial role in the analysis of power consumption, identifying hardware events that correlate with power consumption. Candidates will build run-time power models using Machine Learning techniques.Key Responsibilities:RTL Design and Verification: Run power tests on RTL designs and verify that the test behavior matches the intent.Power Profiling: Utilize tools such as PPRTL or PTPX to perform comprehensive power profiling of hardware designs, identifying power-intensive areas and opportunities for optimization. Correlate various hardware events/telemetry with power profiles to understand power consumption.Data Processing and Automation: Develop and implement basic Python and/or TCL scripts for automation, data extraction, and processing of large volumes of hardware design data.Analysis and Reporting: Analyze profiling data, generate reports, and present findings to the design team, offering insights and recommendations for power reduction.Collaboration: Work closely with architects and designers to understand the power profile of the IP block and build a runtime power model using ML techniques.Required Qualifications:Strong background in RTL design and verification principles.Demonstrable experience with power profiling tools such as PPRTL or PTPX.Proficiency in scripting languages like Python and/or TCL for automation and data manipulation.Ability to process and analyze large datasets related to hardware design.Preferred Qualifications:* Familiarity with machine learning models and their application in hardware design optimization is a plus.Mandatory Skills: VLSI Physical Place and Route .Experience: 5-8 Years .The expected compensation for this role ranges from $80,000 to $160,000 .Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.
Showing 200 of 10,992 matching similar jobs in Shell Valley, ND
- Product Design Engineer, Amazon Devices-Hardware
- MLA IP Design Verification Engineer, Annapurna Labs
- Principal Mixed-Signal/Analog Design Engineer
- Analog Mixed Signal IP Engineer
- CPU Design Timing Engineer
- Circuit Design Engineer - Library
- Custom Logic Design & STA Engineer
- Wireless SoC Design Engineer
- RFIC Design Engineer
- Wireless SoC Design Engineer
- Hardware Systems Signal Integrity Engineer - iPhone
- Formal Verification Engineer
- Digital Design Engineer Lead - Custom Silicon Management
- PLL Design Engineer
- ASIC Design Engineer
- Wireless Design Verification Engineer
- Custom Logic Design u0026 STA Engineer
- IC Package Design Engineer
- Wireless RTL Design Engineer
- SerDes Circuit Design Engineer
- Principal ASIC Design Verification Engineer
- Sr. Design Verification Engineer
- GPU Design Verification Engineer
- Experienced Analog/Mixed Signal IC Design Engineer
- PCIe/CXL Design Engineer (Principle)
- Global SOC Design Engineer
- Senior Staff Physical Design Feasibility Engineer
- Summer 2026 - Design DFT/DV Engineer Intern (7410)
- Systems Design lab Engineer
- Sr Design Engineer (AI Chips)
- Senior Principal RFIC (mmWave) Synthesizer/PLL Design Lead
- Experienced Design and Analysis Engineer
- Principal ASIC Engineer/Lead ($400-650k package!)
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- RF IC Design Team Summer/Fall Co-Op (June - Dec 2026) (Irvine, CA, US)
- Sr. RFIC Design Engineer (RFIC Engineering)
- Senior Verification Engineer - AI SoC Development
- CPU Design Verification Engineer
- (US CITIZEN ONLY) FPGA Design/Verification Engineer
- Signal Integrity - Principal/Sr. Principal Engineer