<Back to Search
Design Verification Engineer
San Jose, CAMarch 20th, 2026
Looking for Design Verification Engineer with following skills -UVM / UPF / VIP System Verilog / VHDLSOC verificationPython or TCLAMBA protocols (AXI, AHB, APB)
Showing 150 of 40,194 matching similar jobs in Springbrook, ND
- Senior Subsystem Validation Engineer
- Field Programmable Gate Array (FPGA) Design Engineer
- MBSE Systems Design Engineer
- FPGA Engineer
- Senior FPGA Engineer
- Product Design Engineer with PureEdge Lighting
- Senior FPGA Design Engineer RTL to Synthesis in Vivado
- Senior FPGA Engineer – Real-Time DSP for Space Tech | Equity
- Lead PMIC Design Engineer (RTL)
- Sr. ASIC Design Engineer
- Senior System Engineer
- Sr Project Engineer - Defense Systems Division
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Lead PMIC Design Engineer (RTL)
- Control Systems engineer
- Printed Circuit Board Designer - MCCB
- Lead Photonics Test Infrastructure Engineer - Automation
- FPGA Engineer: RTL Design with OCaml/Hardcaml
- Senior Embedded Systems Design Engineer
- RTL Design Engineer
- Senior Analog IC Design Engineer - USB Interfaces
- Memory Systems Verification Engineer (DRAM Controller)
- Senior ASIC Design Leader for Defense Systems
- Automotive HIL Verification Engineer - ADAS Validation
- Senior ASIC/FPGA Design Engineer - Crypto & Defense
- Systems Design Engineer
- Senior R&D IC Design Engineer - High-Speed EthernetIrvine, CAMarch 26th, 2026
- Senior PCB Design Engineer - Embedded Compute & Networking
- Analog Architect
- PHY RTL Design Engineer
- ASIC/FPGA Design Engineer (SMES)
- MES PAS-X Lead: Design, EBR & Validation
- Senior Robotics Hardware Engineer
- IP Verification Engineer PCIe Focus
- Analog Architect
- Custom Logic Design u0026 STA Engineer
- Wireless Design Verification Engineer
- Design Verification Engineer - Methodology