<Back to Search
Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
Austin, TXMarch 27th, 2026
We are seeking a talented Senior CPU Design Engineer to join our team. In this role, you will be responsible for designing and implementing high-performance CPU subsystems, with a focus on achieving optimal power, performance, and area (PPA). You will work closely with cross-functional teams to develop innovative solutions, refine microarchitecture, and validate designs. This is an opportunity to work on cutting-edge projects and make a significant impact on the future of CPU technology in a collaborative and fast-paced environment.ResponsibilitiesDefine, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Qualifications & SkillsMinimum Qualifications: Define, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Preferred Qualifications: Experience with Allocation, Renaming, Scheduling, and Retirement.Experience with ALU, floating points, and vector operations.What We OfferCompetitive salary and benefits package.Opportunities for professional growth in an innovative startup environment.Collaboration with talented engineers passionate about cutting-edge CPU technologies.A flexible and inclusive work culture based in Portland, OR or Austin, TX.Apply for this positionPersonal informationFirst name Last name Email Address Phone number NationalityYour resumeYour LinkedIn Profile Upload your Resume/CV Upload File Max file size 10MB. Upload your coverletter Upload File Max file size 10MB.J-18808-Ljbffr
Showing all 12,820 matching similar jobs
- SoC/ASIC Design Engineer
- Memory Design Engineer
- Remote Lead Analog & Mixed-Signal Design Engineer
- Senior FPGA Design Engineer — Remote (5+ yrs SV/Verilog)RemoteApril 1st, 2026
- Lead, Electrical Engineering - Hardware - Tactical Data Links
- Associate Design and Analysis Engineer
- SoC/ASIC Design Engineer
- Design Engineer
- Principal RF Design Engineer
- Physician / Family Practice / Oregon / Permanent / Family Medicine Physician with Security Clearance
- Principal RF Design Engineer
- Engineer
- Senior RF Sensor System Engineer
- Design Engineer
- Lead, Electrical Engineering - Hardware - Tactical
- Senior Hardware Engineer
- ASIC/FPGA Design Engineer (SMES)
- ASIC/FPGA Design Engineer (SMES)
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- 2026- Fulltime- Digital Design Engineer I- (Onsite) (Tucson)Tucson, AZMarch 31st, 2026
- Senior PCB/ECAD Designer - Rigid/Flex Boards (DoD)
- Principal Power Electronics - EPS Architect
- Hardware Integration Engineer for Autonomous Vehicles
- Senior FPGA Engineer: Low-Latency SoC Focus
- Senior Serdes System Design Engineer/Architect
- Senior IC Design Engineer: IO, SI & PD Expert
- FPGA & Embedded Solutions Intern - Hands-on Hardware
- Test Automation Hardware Engineer
- Lead, Digital Hardware Engineer
- Lead Electronics Engineer - Defense
- Lead Wheelchair Vehicle Design Engineer
- PMU Analog Layout Engineer - Submicron CMOS
- Strategic DAS PCB Growth Manager
- PCB Librarian
- SoC Physical Design Engineer, STA/Timing
- Digital ASIC Designer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- FPGA Engineers
- Systems Engineer III (Electronics)