<Back to Search
Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
Austin, TXMarch 27th, 2026
We are seeking a talented Senior CPU Design Engineer to join our team. In this role, you will be responsible for designing and implementing high-performance CPU subsystems, with a focus on achieving optimal power, performance, and area (PPA). You will work closely with cross-functional teams to develop innovative solutions, refine microarchitecture, and validate designs. This is an opportunity to work on cutting-edge projects and make a significant impact on the future of CPU technology in a collaborative and fast-paced environment.ResponsibilitiesDefine, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Qualifications & SkillsMinimum Qualifications: Define, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Preferred Qualifications: Experience with Allocation, Renaming, Scheduling, and Retirement.Experience with ALU, floating points, and vector operations.What We OfferCompetitive salary and benefits package.Opportunities for professional growth in an innovative startup environment.Collaboration with talented engineers passionate about cutting-edge CPU technologies.A flexible and inclusive work culture based in Portland, OR or Austin, TX.Apply for this positionPersonal informationFirst name Last name Email Address Phone number NationalityYour resumeYour LinkedIn Profile Upload your Resume/CV Upload File Max file size 10MB. Upload your coverletter Upload File Max file size 10MB.J-18808-Ljbffr
Showing all 162 matching similar jobs
- Hardware Engineer
- Integration Engineer or Senior Integration Engineer, Texas Institute for ElectronicsAustin, TXApril 1st, 2026
- Design Engineering Manager, Texas Institute for Electronics
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Senior Hardware Performance Engineer
- Digital Hardware Engineer - Senior
- Design Verification
- RTL Design Engineer
- Senior Electrical Engineer- FPGA Development
- Electrical Systems Engineer
- Signal/Power Integrity Eng, Annapurna Labs
- Design Verification Engineer
- Senior/Principal EDA Engineer, Electronic Design Automation, Texas Institute for ElectronicsAustin, TXApril 1st, 2026
- Field Application Engineer - PCB
- Senior Software Engineer, Texas Institute for ElectronicsAustin, TXApril 1st, 2026
- Equipment Integration Engineer, Texas Institute for Electronics.
- Hardware Engineer (REMOTE)
- Senior FPGA Engineer - Verilog, Digital Logic Design
- Senior Hardware Engineer
- Electrical Engineer - Embedded Systems & PCB Design
- ESS Test Technician (On-site)
- Advanced Electronics / Computer Field Technician
- Senior Verification and Validation Engineer
- Memory Systems Validation Engineer
- Architecture / design / development - architect
- Architect- Architecture Design
- RPA Power platform solution Designer/Architect-Remote
- Sr. Embedded Engineer, Amazon Leo
- Embedded Bluetooth QA Engineer I (BLE/Classic)
- Paid Software Eng & Data Science Intern (Hybrid)
- Senior Software Engineer, Texas Institute for ElectronicsAustin, TXMarch 31st, 2026
- Project Manager, Texas Institute for Electronics
- Nuclear Power Gen Consulting Lead
- Senior Mechanical Systems Engineer, Texas Institute for ElectronicsAustin, TXApril 1st, 2026
- Power Systems Engineer, EDP Starter (Hybrid/Remote)
- Analog/RF Engineering Scientist
- Failure Analysis Engineer/Senior Failure Analysis Engineer, Texas Institute for Electronics
- Facility Electrical Engineer, Texas Institute for Electronics
- Electrical Engineer Power Systems
- Design And Development Architect