<Back to Search
Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
Austin, TXMarch 27th, 2026
We are seeking a talented Senior CPU Design Engineer to join our team. In this role, you will be responsible for designing and implementing high-performance CPU subsystems, with a focus on achieving optimal power, performance, and area (PPA). You will work closely with cross-functional teams to develop innovative solutions, refine microarchitecture, and validate designs. This is an opportunity to work on cutting-edge projects and make a significant impact on the future of CPU technology in a collaborative and fast-paced environment.ResponsibilitiesDefine, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Qualifications & SkillsMinimum Qualifications: Define, develop, and refine microarchitecture specifications for complex CPU subsystems.Design and implement RTL to achieve targeted power, performance, area, and timing goals.Collaborate closely with the verification team to establish effective validation strategies for new designs. Support test bench development and assist validation engineers in testing and debugging core and subsystem-level RTL in simulation, prototyping platforms, and silicon.Work with cross-functional engineering teams to implement RTL in physical design and ensure that the design meets timing, area, reliability, testability, and power requirements.Preferred Qualifications: Experience with Allocation, Renaming, Scheduling, and Retirement.Experience with ALU, floating points, and vector operations.What We OfferCompetitive salary and benefits package.Opportunities for professional growth in an innovative startup environment.Collaboration with talented engineers passionate about cutting-edge CPU technologies.A flexible and inclusive work culture based in Portland, OR or Austin, TX.Apply for this positionPersonal informationFirst name Last name Email Address Phone number NationalityYour resumeYour LinkedIn Profile Upload your Resume/CV Upload File Max file size 10MB. Upload your coverletter Upload File Max file size 10MB.J-18808-Ljbffr
415 matching similar jobs near Austin, TX
- Lead Mixed Signal Design Verification Engineer
- DFT Design Engineer
- Entry Level Analog Design Engineer (FF-64000925)
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- RF Design Engineer
- Hardware Emulation Engineer (Contractor)
- Senior Systems Design Engineer-Data Center GPU
- Sr. DDR RAS Validation Engineer
- Product Reliability Engineer
- SerDes PHY Engineer
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Sr PCB Specialist, Annapurna Labs, Machine Learning Hardware
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- Design Verification Engineer
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Lead Physical Design Engineer, Amazon Leo
- SoC Physical Design Engineer, STA/Timing
- SoC Design/Integration & Synthesis Engineer
- Physical Design Engineer
- SoC Design/Integration u0026 Synthesis Engineer
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Senior Analog Circuit Design Engineer
- Senior ASIC Design Engineer
- Staff Engineer, EMT Studies and Power Electronics Modeling
- Front End Design Engineer Intern (Summer 2026)
- RF Test Development Engineer
- Parametric Test Engineer, Texas Institute for Electronics
- Senior Hardware Engineer
- Principal Electrical Rack Engineer (Rack Integration Solutions)
- Senior Electrical Engineer- FPGA Development
- Field Safety Engineer - Deep Dive Failure Analysis (Battery)
- Senior Verification and Validation Engineer
- Sr. Embedded Engineer, Amazon Leo
- CAD Engineer - Custom EMIR Methodology
- CPU Design Timing Engineer
- SoC Characterization Product Engineer
- CPU Design Verification Engineer
- Gate-level SigEM/SEB/FIT CAD Engineer