<Back to Search
Design Verification Engineer (NW-64000826)
Austin, TXApril 2nd, 2026
For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn't do it without our extraordinary workforce - and that's where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!We are looking for an experienced, creative, and innovative engineer to join our world-class Design Verification team. You will have a unique opportunity to work and gain competence in several areas such as Block and Chip-Level ASIC functional verification, formal verification, test-bench development, HW emulation, HW acceleration, SW driven verification. You will be part of a dynamic team where there will be opportunities for learning, innovating, working on new designs, and much more.Responsibilities:Functional verification on custom mixed-signal ASICsDeveloping detailed verification plans, methodology, and test-bench infrastructureDeveloping constraint-random and directed tests, scoreboards, and checksCoverage implementation, analysis, and closureYou will perform regression triage, failure analysis, and resolutionRunning gate-level simulations, analyzing and resolving fails and timing violationsWorking closely with digital/analog designers, systems, applications, and manufacturing test engineers to support both pre-silicon verification and post-silicon validation effortsRequired Skills and Qualifications:* Bachelor's degree in Electrical or Computer Engineering and 7+ years of experience working on block-level or chip-level design verification for ASICs.* Strong background with HDLs (e.g. Verilog, VHDL) and HVLs (e.g. SystemVerilog/UVM, OVM, AVM, Vera)Preferred Skills and Qualifications:Master's degree in Electrical or Computer Engineering and 5+ years of experience working on block-level or chip-level design verification for ASICs.Able to work closely with digital/analog designers, applications engineers, and manufacturing test to support both pre-silicon verification and post-silicon validation effortsKnowledge of signal processing and Verilog AssertionsAbility to create, evaluate, debug, and improve verification processesAbility to mentor junior engineers in verification methodology#LI-Hybrid#LI-TM1#HOTTExport control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.
531 matching similar jobs near Austin, TX
- Senior Electrical Engineer- FPGA Development
- Electrical Systems Engineer
- Front End Design Engineer Intern (Summer 2026)
- Senior Engineer, DL Compiler Verification & Infra (Remote)
- Electrical Systems Engineering
- Sr. Staff Engineer - Post-Silicon Power & Performance Attainment
- ATE Test & Product Development Engineer
- Failure Analysis Engineer
- Product Reliability Engineer
- Lead GFX Architect, RAS (Reliability, Availability, and Serviceability)
- Sr. DDR RAS Validation Engineer
- RAS Lead engineer
- FPGA Security Architect
- Physical Design Engineer, Annapurna Labs
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Senior Product Design Engineer, Data Center Engineering - Electrical Products and Services
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- FPGA Development Engineer, Annapurna Labs
- DFT Design Engineer, Machine Learning Acceleration
- Analog Layout Automation Engineer
- SoC DFT Engineer
- SoC Design/Integration & Synthesis Engineer
- DC-DC Power System Design Engineer
- Signal Integrity Engineer - Memory Interface
- Staff RTL Design Engineer
- Software Quality Engineer, GSE Solutions Engineering
- Silicon Failure Analysis Engineer
- SoC Design/Integration u0026 Synthesis Engineer
- DFT Design Engineer
- Verification & Test Engineer to Sensors and System Software Robotics Team (Onsite, Part-Time, 6 month contract)
- System IP / RTL Design Engineer
- Principal, Design Engineering
- Reliability Engineer
- Memory Systems Design Engineer Client and Graphics Platform Engineering
- Server Platform SoC Validation Lead and Debug Engineer
- Senior Test Engineer
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- CPU Core Physical Design Staff Engineer
- Product Design Electrical Engineer, Data Center Engineering - Electrical Products and Services (DCE-EPS)
- FPGA Development Engineer, Annapurna Labs