Debug Engineer
ARCHIVED
We can't find an active application page for this role right now. It may reopen or be listed elsewhere. Use Next Steps to search for an active apply link and similar live jobs.
Job Title: Debug Engineer 1 (Hardware Quality / Failure Analysis)Location: Santa Clara, CA (100% Onsite)Employment Type: 3-Month Contract (High potential for extension or convert to FT)Pay Rate Range: $30.00 - $55.00/hour on W2About the Role:We are seeking a hands-on, detail-oriented Debug Engineer to join our team on behalf of a premier, global Semiconductor and AI Networking client based in Santa Clara, CA. In this role, you will lead complex board and PCB-level failure analysis, drive structured Root Cause Analysis (RCA), and build custom automation scripts to keep high-speed infrastructure running at peak performance.If you are a hardware engineer who loves cracking open tough technical issues at the board level, working within Linux environments, and actively leveraging AI-powered tools to optimize your engineering workflows, we want to talk to you!Key Responsibilities:Board/PCB Level Troubleshooting: Perform deep-dive debugging and troubleshooting at the board/PCB level to identify and resolve complex hardware failures on returned DPU and AI NIC units.Failure Analysis & RCA: Lead structured Root Cause Analysis (RCA) and author comprehensive 8D and FA reports containing clear, actionable corrective actions.Automation & Diagnostic Scripting: Develop, optimize, and maintain diagnostic scripts, test procedures, and custom validation workflows using Python and Bash.Case Management & Tracking: Manage end-to-end failure cases and RMA workflows inside Salesforce, driving automation to streamline validation reporting.Cross-Functional Collaboration: Partner directly with Hardware, Design, and Manufacturing teams to catch systemic failure trends and implement global solutions.What We’re Looking For:Board-Level Debugging: Proven, hands-on experience troubleshooting and debugging hardware at the board/PCB level is highly critical.Experience: 5+ years of dedicated experience in hardware engineering, failure analysis, or a deeply related technical validation role.Domain Knowledge: Strong grasp of DPUs, AI NICs, PCIe architectures, and high-speed networking fabrics.OS & Tooling: Deep familiarity with Linux-based diagnostics and mechanical assembly review.Scripting: Proficiency in Python, Bash, or closely related scripting frameworks for tool development.Mindset: A strong bias toward integrating AI tools to accelerate debugging and eliminate repetitive workflow bottlenecks.Education: Bachelor’s degree in Computer Engineering, Electrical Engineering, or a related technical field preferred.How to Apply:Send your updated resume directly to kaushik@trilyonservices.com with the subject line "Application: Debug Engineer 1 - Santa Clara" for immediate consideration!How to Apply:Send your updated resume directly to kaushik@trilyonservices.com with the subject line "Application: Debug Engineer 1 - Santa Clara" for immediate consideration!