<Back to Search
Principal ASIC Design Engineer (Silicon Engineering)
Sunnyvale, CAMarch 28th, 2026
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.PRINCIPAL ASIC DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation FPGAs and ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.RESPONSIBILITIES:Design digital ASICs and/or FPGAs for Starlink projectsEvaluate architectural trade-offs based on features, performance requirements and system limitationsDefine micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean designWork closely with verification team to ensure all aspects of the design are covered and verifiedProvide timing constraints for those IPs and support the physical implementation team (synthesis, timing closure, formality check)Participate in silicon bring-up and validationBASIC QUALIFICATIONS:* Bachelor's degree in electrical engineering, computer engineering, or computer science* 10+ years of experience in RTL implementation and/or FPGA/ASIC developmentPREFERRED SKILLS AND EXPERIENCE:Experience solving problems including clock domain crossings and power optimizationExperience developing complex ASICsExperience with multicore CPU subsystem designExperience with standard bus protocols (e.g. AXI, AHB, etc.)Experience with embedded processorsExperience with high speed and low power design techniquesScripting skills (Python, TCL etc.)Experience with EDA tools such as HDL simulators (e.g. VCS, Questa, IES), HDL Lint tools (e.g. Spyglass) and FPGA tools (e.g. Xilinx Vivado, Altera Quartus II)Ability to work in a dynamic environment with changing needs and requirementsTeam-player, can-do attitude and ability to work well in a group environment while still contributing on an individual basisEnjoys being challenged and learning new skillsADDITIONAL REQUIREMENTS:* Must be willing to work extended hours and weekends as neededCOMPENSATION & BENEFITS:Pay range:ASIC Design Engineer/Senior: $210,000.00 - $280,000.00/per yearYour actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.ITAR REQUIREMENTS:* To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to EEOCompliance@spacex.com.
Showing 250 of 13,164 matching similar jobs
- Physician / Family Practice / Oregon / Permanent / Family Medicine Physician with Security Clearance
- Physician / Family Practice / Oregon / Permanent / Family Medicine Physician with Security Clearance
- Systems Engineer
- Design Verification Engineer - Viasat Government
- ASIC/FPGA Design Engineer (SMES)
- Principal Firmware and Control Engineer
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Engineer
- VP, A&D PCB Sales & Strategic Growth
- Starlink Hardware Reliability Specialist - 2nd Shift
- Principal Power Electronics - EPS Architect
- Lead Photonics Test Infrastructure Engineer - Automation
- ASIC/FPGA Design Engineer (SMES)
- Senior IC Design Engineer: IO, SI & PD Expert
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Senior Signal & Power Integrity Lead - High-Speed IO
- Asic/Fpga Design Engineer
- Sr. Microarchitect & RTL Design Engineer
- Senior Analog & Mixed-Signal IC Design Engineer
- Lead Systems Engineer
- Principal Engineer Aesthetic Medical Device FPGA EE (Bothell, WA)
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Communication Systems Engineer
- Communication Systems Engineer
- Distinguished Engineer (Reliability Engineering)
- R&D Engineer Hardware
- Analog Layout Engineer
- Assistant Professor of Digital Systems Design and/or VLSI Design - Department of Electrical and Computer Engineering #26-28
- Product Design Engineer, Amazon Devices-Hardware
- Mechanical Design Engineer - Electronics Manufacturing - Base Salary to 80k/year - Middletown, PA
- Hardware Validation Engineer, NPD Hardware
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
- Technical Intern, Analog Power Design
- Intern- Integrated Product Services Design
- Sr. Hardware Reliability Engineer, Infrastructure Reliability & Quality
- Intern- Intergrated Product Services Design 1
- Staff Reliability Engineer - Power Electronics
- Principal Engineer, Ethernet Systems Design/Architecture
- Senior Robotics Hardware Engineer
- Senior Power Electronics Engineer