<Back to Search
Mixed Signal Design Engineer
Aeonsemi is a pre-IPO chip design company at the forefront of high-speed data communication for Physical AI. Backed by tier-one venture firms and in rapid revenue growth, we design customer-proven synchronous Ethernet networking and timing solutions that address the critical needs of secure data connectivity, robust timing synchronization, and efficient energy delivery — from AI edge nodes, autonomous systems to hyperscale data centers.Analog/mixed-signal Design EngineerResponsibilitiesYou will be working with a team of designers to design high performance RF/Analog/mixed-signal circuits for high-speed wireline transceiver products using advanced CMOS technologies.· Block level architecture design· Schematic design, simulation, behavioral modeling, validation plan· Supervise layout engineer and hands-on layout of critical paths when needed· Lab characterizationQualifications· MS or Ph.D in electrical engineering with minimum 2 years of experience· Knowledge of analog fundamentals: biasing circuits, clock generation and/or data converters· Proficient in Cadence design environment· Good communication skillsAdditional Helpful Qualifications· Proficient in Python or other programming language. Basic proficiency with signal processing. Interest in developing full-stack skills spanning mixed-signal design, simulation and modeling, and production test flows (software/firmware debug)We offer· Great team work environment with excellent career growth opportunities· Competitive salary, attractive stock option· Competitive benefit package with health care, dental, 401k etc.jobs@aeonsemi.com
Showing all 15,539 matching similar jobs
- Mixed Signal Design Engineer
- Mixed Signal Design Engineer
- Senior Principal RFIC (mmWave) Synthesizer/PLL Design Lead
- Principal Mixed-Signal/Analog Design Engineer
- Mixed Signal Design Engineer
- Senior Mixed-Signal & Analog IC Design Engineer
- Principal Engineer, Signal-Integrity and Power-Integrity
- Principal Mixed-Signal Design Engineer
- Wireless Design Verification Engineer
- Memory Design Engineer
- Senior FPGA Design Engineer — Remote (5+ yrs SV/Verilog)RemoteMarch 31st, 2026
- Cellular ASIC Design Engineer
- Principal RF Design Engineer
- Senior Serdes System Design Engineer/Architect
- Senior PCB/ECAD Designer - Rigid/Flex Boards (DoD)
- Principal RF Design Engineer
- IMA & RF Subsystem Design Engineer
- Signal Integrity - Principal/Sr. Principal Engineer
- Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- Senior Principal Analog/Mixed-Signal Design Engineer - RF/SiPho/TIA/CMOS/SiGe
- Analog Mixed Signal IP Engineer
- IC Package Design Engineer
- Oscillator Design Engineer
- R&D IC Systems Engineer
- Circuit Design Engineer - Library
- Senior Mixed Design Validation Systems - Electrical/Optical Engineer
- SerDes Circuit Design Engineer
- Custom Logic Design u0026 STA Engineer
- RFIC Design Engineer
- Custom Logic Design & STA Engineer
- Principal Analog Mixed-Signal Design Engineer
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- PIC Design Engineer
- Senior Analog & Mixed-Signal IC Design Engineer
- Experienced Analog/Mixed Signal IC Design Engineer
- Principal, Signal Integrity Engineer
- Analog Mixed Signal Circuit Design
- IMA and RF Subsystem Design Engineer
- Lead Engineer - SerDes mixed-signal design
- Cellular ASIC Design Engineer