<Back to Search
PCB Design Engineer
Irvine, CAMarch 20th, 2026
Job Description:The ideal candidate will have strong experience in multi-layer PCB design for defense electronics systems and proficiency in industry-standard PCB design tools.Key Responsibilities:Design and develop multi-layer PCB layouts for defense electronic systems.Utilize OrCAD/Allegro tools for schematic capture and PCB layout.Perform high-speed and high-density PCB layout design while ensuring signal integrity and manufacturability.Ensure PCB designs comply with IPC Class 3 standards and industry best practices.Collaborate with cross-functional teams including hardware, manufacturing, and testing teams.Required Skills:6–10 years of experience in PCB design and layout engineering.Strong proficiency in OrCAD and Allegro PCB design tools.Experience with high-speed and high-density PCB layout design.Knowledge of IPC Class 3 design standards.IPC CID or CID+ certification is preferred.
Showing 450 of 12,371 matching similar jobs in Springbrook, ND
- Power Electronics Testing Engineer
- Senior Staff FPGA/Firmware Design Engineer
- Sr. Electrical Design Engineer (Raptor Avionics)
- System Validation Engineer
- Senior ASIC Verification Engineer, Coherent High Speed Interconnect
- Integration & Test Engineer (Bus & Payload Sub-Assemblies)
- Senior Electrical Engineer - Power Systems
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Digital ASIC Designer
- Analog/Mixed Signal Verilog Modeling Design Engineer
- Systems Engineer III (Electronics)
- FPGA Engineers
- Electrical Hardware Systems Engineer - IoT Innovation
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Package Design Engineer
- Components Engineer - Electronics
- Staff Component Engineer (Digital / RF)
- RF IC Design Team Summer/Fall Co-Op (June - Dec 2026) (Irvine, CA, US)
- IVR / 3DIC Design Flow Engineer (7102)
- Hardware Reliability Engineer
- Junior Validation Engineer
- Lead Mixed Signal Design Verification Engineer
- Digital Engineer VHDL FPGA
- US_East | Electrical / Electronics & Semiconductors Engineer_L3
- Part Time Designer
- Principal Power Electronics Engineer I
- System Software Integration and Validation Engineer
- Asic/Fpga Design Engineer
- FPGA Engineer
- Digital Layout Design Engineer
- Principal Hardware Engineer (NEXTEST, San Jose,CA / Tualatin, OR)
- ASIC/FPGA Design Engineer (SMES)
- Lead Power Electronics Engineer
- ASIC/FPGA Design Engineer (SMES)
- Senior RF Engineering Technician
- Engineering Manager, RF Hardware
- GPU Design Verification Engineer
- Electrical Test Engineer, Power Electronics
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development