<Back to Search
Field-Programmable Gate Arrays Engineer
Santa Clara, CAApril 1st, 2026
Title: Sr. FPGA Design and Validation Engineer Location: Santa Clara, CA - Onsite. Duration: 12 Months (Extendable) While professional experience and qualifications are key for this role, make sure to check you have the preferable soft skills before applying if required. Job Description: Top Skills: Have worked with the prototyping platforms such as Xilinx reference boards, Synopsys HAPS platforms, etc. Knowledge of FPGA synthesis tools and methodologies, etc. Familiarity with board design and hardware debugging tools (logic analyzers, oscilloscopes, protocol analyzers). Responsibility: Design, develop, and implement complex FPGA architectures using Xilinx devices (UltraScale, UltraScale+, Versal, etc.) Create RTL designs using Verilog/SystemVerilog for high-performance applications. Perform FPGA prototype design, implementation, and bring-up activities. Create comprehensive design documentation, specifications, and technical reports. Perform timing analysis, closure, and optimization using Vivado tools. Conduct board-level bring-up and system integration testing. Debug complex hardware/firmware issues using logic analyzers, oscilloscopes, and other test equipment. Validate FPGA designs against specifications and performance requirements. Preferred Skill Set & Experience: Extensive experience in field of FPGA hardware prototyping. Familiarity with Python/TCL scripting for design automation. Knowledge of FPGA-based system architecture and hardware/software co-design. Fluent in System Verilog and a familiarity with simulation and debug. Familiarity with industry standard high-speed protocols such as USB and PCIE is a plus. xywuqvp Education: BS (or higher) degree in Electrical or Computer Engineering desired.
520 matching similar jobs near Santa Clara, CA
- Power Electronics Hardware Development, Senior Manager
- Staff Power Electronics Control Firmware Engineer
- SOC Design Engineer - SSD
- High-Power SPS Design Engineer - Smart Power Stage
- Principal ASIC Engineer/Lead ($400-800k package!)
- Failure Analysis Engineer (electrical / PCBA)
- Spacecraft Electrical Systems Test Engineer
- Principal Silicon Validation Engineer, SerDes/PAM4
- Engineer, Staff
- Senior Staff - Signal Integrity Engineer
- Test Engineer
- Entry Level Hardware Test and Automation Technician
- Staff BMS HW Verification Engineer
- RTL Tools & Methodology Engineer
- Staff Autonomy Engineer
- Product Validation Engineer (Analog Circuit Design)
- ECS Integration Engineer
- SerDes Analog Mixed Signal Circuit Design Lead-ADC/ Transmitter Design
- Lead Application Engineer
- Magnetic Component Technologist
- Manager, Propulsion Power Electronics
- Electrical Test Engineer, Power Electronics
- Staff Power Electronics Engineer- Inverter
- EMC Design Engineer
- Staff Survivability and Operation Analysis Engineer
- Systems Engineer, HVPS
- Automation Controls Engineer
- Signal and Power Integrity Technical Lead (Hybrid)
- HW Post-Silicon Validation Engineer
- HW Board Design Engineer
- ASIC Design Verification Engineer
- ASIC Design Engineering Technical Lead (Hybrid)
- Hardware Systems Design Engineering Technical Lead
- Senior Hardware Systems Design Engineer
- Senior Lead Thermal Engineer, Hardware Design
- Senior RF/Mixed-Signal IC Design Engineer
- Sr. Microarchitect & RTL Design Engineer
- New Product Introduction Engineer
- Senior Hardware Systems Engineer - Inverter AEH
- Signal/Power Integrity Engineer