<Back to Search
Field-Programmable Gate Arrays Engineer
Santa Clara, CAApril 1st, 2026
Title: Sr. FPGA Design and Validation Engineer Location: Santa Clara, CA - Onsite. Duration: 12 Months (Extendable) While professional experience and qualifications are key for this role, make sure to check you have the preferable soft skills before applying if required. Job Description: Top Skills: Have worked with the prototyping platforms such as Xilinx reference boards, Synopsys HAPS platforms, etc. Knowledge of FPGA synthesis tools and methodologies, etc. Familiarity with board design and hardware debugging tools (logic analyzers, oscilloscopes, protocol analyzers). Responsibility: Design, develop, and implement complex FPGA architectures using Xilinx devices (UltraScale, UltraScale+, Versal, etc.) Create RTL designs using Verilog/SystemVerilog for high-performance applications. Perform FPGA prototype design, implementation, and bring-up activities. Create comprehensive design documentation, specifications, and technical reports. Perform timing analysis, closure, and optimization using Vivado tools. Conduct board-level bring-up and system integration testing. Debug complex hardware/firmware issues using logic analyzers, oscilloscopes, and other test equipment. Validate FPGA designs against specifications and performance requirements. Preferred Skill Set & Experience: Extensive experience in field of FPGA hardware prototyping. Familiarity with Python/TCL scripting for design automation. Knowledge of FPGA-based system architecture and hardware/software co-design. Fluent in System Verilog and a familiarity with simulation and debug. Familiarity with industry standard high-speed protocols such as USB and PCIE is a plus. xywuqvp Education: BS (or higher) degree in Electrical or Computer Engineering desired.
Showing all 548 matching similar jobs
- Sr. Principal Product Engineer (EMIR / PDN Analysis & Power Integrity)San Jose, CAApril 2nd, 2026
- Signal/Power Integrity Engineer
- Principal Field Service Engineer
- Principal EDA Software Engineer (C++, Characterization)
- Principal, Signal Integrity Engineer
- Engineering Specialist (Flex Staff)
- Senior Principal, Design Engineering, Power Design
- Staff Power Electronics Engineer
- Lead HW Post-Silicon Validation Engineer
- Principal Power Electronics Engineer
- Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)
- ASIC Design Technical Leader - Design & Timing Constraints Focus
- ASIC Design Engineer, STA
- Electrical Product Engineer (Hybrid)San Jose, CAApril 2nd, 2026
- ASIC Design Verification Engineering Technical Leader
- Optical Hardware Engineer
- BAS Field Engineer - HVAC Controls, DDC, Programming
- Staff Field Applications Engineer
- Associate Test Engineer 1 (Shift 1) & (shift 2)
- Principal ASIC Engineer/Lead ($400-650k package!)
- General Counsel, North America
- Technical Sales and Field Service Engineer
- FPGA Engineer
- Power Architect
- Project Manager - High-End & Technical Tenant Improvement Projects ??????????
- Sr Project Interior Designer (Healthcare) - San Francisco/San Jose/Seattle
- Senior DAC Architect and LeadMilpitas, CAApril 2nd, 2026
- Staff Estimator
- Manufacturing Engineer - 0 - 3 years experience
- Mechanical EngineerSan Jose, CAApril 1st, 2026
- Flight Test Instrumentation Operations Engineer
- New Grads 2026 - General Software Engineer
- Mechanical Engineer
- Sr. Hardware Design Engineer - x86 / GPU / HPC (27752)
- Senior ADC Architect and LeadMilpitas, CAApril 2nd, 2026
- Staff Cost Estimator
- Hardware Manager, Post-Silicon Electrical Validation
- HW Engineer
- Senior Subsystem Validation EngineerMilpitas, CAApril 1st, 2026
- Senior Electrical Design Engineer