<Back to Search
Custom Logic Design & STA Engineer
Cupertino, CAApril 2nd, 2026
**Role Number:** 200625587-0836**Summary**Imagine what you could do here at Apple! Together we could help craft the next generation of the world's finest devices. New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your career, and there's no telling what you could accomplish. The Analog/Mixed Signal Design team is searching for a self-motivating Engineer for the role of Custom Logic Design and STA Engineer.As a member of the team, we will be working on the leading-edge technology to build best-in-class custom mixed-signal designs used to connect our world-class products to the world as well as optimizing their performance. You will become part of a development team that cultivates engineering excellence, creativity, and innovation. Collaboration across teams is a key component of success at Apple. The right candidate will thrive in this type of environment. Dynamic, smart people and inspiring, innovative technologies are the norm here. Will you help us design the next generation of revolutionary Apple products?**Description**In this role, you will perform timing analysis on custom design circuits, delivery timing views to integration teams, as well as develop custom logic design in analog/mixed-signal circuits. You will work closely with custom design engineers, and cross-functional teams at the silicon and module levels.**Minimum Qualifications**+ Bachelor's Degree with a minimum of 3 years of relevant industry experience.+ Solid understanding of timing analysis concepts such as setup/hold time calculation, POCV on timing paths, timing constraints, transistor-level delay characterization, and rise/fall time balancing.+ Experience of timing analysis and verification in high-speed design such as SerDes and ADC.+ In-depth knowledge and analytical understanding of mixed-signal design techniques.+ Strong track record of delivering silicon IPs with design and verification.+ Proficiency in circuit modeling and simulation, including SPICE models and worst-case corner selection.**Preferred Qualifications**+ Experience with STA tools such as NanoTime, PrimeTime, or Tempus.+ Experience in analog/mixed-signal circuit design from architecture to fundamental implementation.+ Experience in SRAM design.+ Experience in timing / SDC constraints generation and management.+ Good understanding of tool algorithms for noise glitch, cross-talk delay, and margining with POCV.+ Proficiency in scripting languages (Python, Tcl or Perl).Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
910 matching similar jobs near Cupertino, CA
- Firmware Engineer, Wi-Fi Systems & Wireless Ecosystems
- Wireless Validation Engineer - Stability, Wireless Technologies & Ecosystems
- ECAD SW Development Engineer
- Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team
- Senior Switchgear Electrical Engineer Medium & Low Voltage (MV/LV)
- Sr Transformer Electrical Engineer
- Machine Learning Engineer - Health AIML
- Sr. SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning
- Senior Hardware Development Engineer AWS AI & ML, Accelerator Servers
- Lab Engineer, NPD Hardware
- Senior Pre-Silicon SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
- ASIC Design Engineer II, Cloud-Scale Machine Learning Acceleration team
- Pre-Silicon SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
- Sr. Physical Design Methodology Engineer, Annapurna Labs
- Sr. Formal Verification Engineer, Annapurna Labs
- SoC Modeling & Simulation Sr. Manager, Annapurna Labs Machine Learning Accelerators, AWS
- HW Commodity Specialist II - AMZ19349.6
- SoC Full Chip DV Engineer
- Haptics Product Design Engineer
- SoC Display Subsystem Image Quality Engineering Program Manager
- Systems Quality Robotics Automation Engineer
- Product Design Engineer - Softgoods
- NAND Q&R Engineer
- Display Driver Engineer, Graphics, Games, & ML
- Image Sensor Architect, Camera Hardware
- Car Experience Development and Tools Engineer, Wireless Technologies & Ecosystems
- HID Firmware Engineer
- Embedded QA Engineer - Camera
- System Product Design Engineer - Interconnect
- Senior Robotics Simulation Software Engineer - Special Projects
- Display Core Technology Electrical Engineer
- CPU Post-Silicon Engineering Program Manager
- SoC Security Architect - Platform Architecture
- Photonics Engineer
- SoC DRAM Memory Subsystem Validation Engineering Program Manager
- SoC Characterization Product Engineer
- Engineering Program Manager (EPM) - Retail and Event Product Design
- Depth Sensor Development Engineer
- Staff Machine Learning Rendering Engineer - Simulation, Special Projects
- Firmware Development Engineer, Wireless Technologies u0026 Ecosystems