<Back to Search
Custom Logic Design & STA Engineer
Cupertino, CAApril 5th, 2026
**Role Number:** 200625587-0836**Summary**Imagine what you could do here at Apple! Together we could help craft the next generation of the world's finest devices. New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your career, and there's no telling what you could accomplish. The Analog/Mixed Signal Design team is searching for a self-motivating Engineer for the role of Custom Logic Design and STA Engineer.As a member of the team, we will be working on the leading-edge technology to build best-in-class custom mixed-signal designs used to connect our world-class products to the world as well as optimizing their performance. You will become part of a development team that cultivates engineering excellence, creativity, and innovation. Collaboration across teams is a key component of success at Apple. The right candidate will thrive in this type of environment. Dynamic, smart people and inspiring, innovative technologies are the norm here. Will you help us design the next generation of revolutionary Apple products?**Description**In this role, you will perform timing analysis on custom design circuits, delivery timing views to integration teams, as well as develop custom logic design in analog/mixed-signal circuits. You will work closely with custom design engineers, and cross-functional teams at the silicon and module levels.**Minimum Qualifications**+ Bachelor's Degree with a minimum of 3 years of relevant industry experience.+ Solid understanding of timing analysis concepts such as setup/hold time calculation, POCV on timing paths, timing constraints, transistor-level delay characterization, and rise/fall time balancing.+ Experience of timing analysis and verification in high-speed design such as SerDes and ADC.+ In-depth knowledge and analytical understanding of mixed-signal design techniques.+ Strong track record of delivering silicon IPs with design and verification.+ Proficiency in circuit modeling and simulation, including SPICE models and worst-case corner selection.**Preferred Qualifications**+ Experience with STA tools such as NanoTime, PrimeTime, or Tempus.+ Experience in analog/mixed-signal circuit design from architecture to fundamental implementation.+ Experience in SRAM design.+ Experience in timing / SDC constraints generation and management.+ Good understanding of tool algorithms for noise glitch, cross-talk delay, and margining with POCV.+ Proficiency in scripting languages (Python, Tcl or Perl).Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
665 matching similar jobs near Cupertino, CA
- DRAM Design Validation Engineer
- Acoustic Engineer - AirPods
- Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
- Silicon Validation Software Engineer - IO and Thermal Control Validation
- Custom Silicon Applications Engineer - Camera Hardware
- Optical Sensing HW - Electrical Engineer
- EMC Design Engineer
- SerDes System Validation and Design Engineer
- Mixed-Signal IC Design Engineer
- Physical Design Engineer
- Power System Design and Integration Engineer
- Digital Circuit Design Engineer
- SerDes Circuit Design Engineer
- Product RF Design Engineer
- Senior Test Engineer - Payments API Automation
- PMU Analog Layout Engineer - Submicron CMOS
- GPU DFT Design Verification Engineer
- SoC Validation Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- Sales/Designer
- Display Panel Design Engineer
- PCB Integrator - Biophotonics
- Sr. Signal & Power Integrity Engineer, Annapurna Labs - AI Silicon Packaging
- Physical Design Engineer, Annapurna Labs
- Physical Design Engineer II, Annapurna Labs
- Analog IP Engineering Program Manager
- AC-DC Power Design Engineer
- Hardware System Design Electrical Engineer - iPhone
- Hardware Systems Engineering Lead - Biophotonics
- Panel Design Engineer
- Lead AMS MicroArchitect
- ASIC Design and Integration Engineer - Silicon Security
- Hardware Systems Engineer - Board Design
- Photonics Engineer, Design Automation
- Hardware Validation Engineer, NPD Hardware
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Hardware Validation Contractor
- Hardware System Engineer - AirPods System Technologies
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Hardware Development Engineer, AWS, Storage and Accelerator team