<Back to Search
Senior Architect
Santa Clara, CAMarch 28th, 2026
NVIDIA is searching for experienced candidates with a track record of architecture development to join our memory system architecture team! This team drives memory system architecture in NVIDIA's world changing SOCs for deep-learning, autonomous vehicles and robotics, mobile systems, server systems, and gaming.What You Will Be Doing:Driving development of architecture and micro-architecture to improve the state-of-the-art in memory systems optimizing along the axes of performance, power efficiency, complexity, area, effort, and schedule.Performance modeling and simulation of features to improve memory system performance and efficiency.Implementing and maintaining detailed and high-level performance models.Analyzing benchmarks, application workloads, and performance simulation results to identify tradeoffs in areas of micro-architectural optimizations.• Debugging performance and functional issues with high-level models, RTL simulation, and silicon.What we need to see:M.S. or Ph.D. in CS, CE, or EE (or equivalent experience).5+ years experience in SoC or memory system architecture and performanceDeep understanding of memory subsystems – caches and coherence protocols, DDR and memory controller architecture, on-chip interconnects, address translationStrong communication and interpersonal skills along with the ability to work in a dynamic, product oriented, distributed team.Exposure/coursework related to Digital systems and VLSI design, Computer Architecture, C/C++ programming languages.Software development experience with C++, python and/or perl. Verilog or SV/UVM are a plus.Ways To Stand Out from a CrowdSignificant experience with performance modeling or performance verification.Experience debugging and solving complex performance issues.Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 152,000 USD - 241,500 USD for Level 3, and 184,000 USD - 287,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until March 21, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, NC, DurhamType: Full time
Showing 800 of 22,769 matching similar jobs in Springbrook, ND
- Senior Electromechanical Design Engineer / Manager (Memphis)
- Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development (Redmond)
- ASIC AI/ML Engineer, Annapurna Labs, MLA SOC, Methodology & Infrastructure (Springfield)
- Project Security Design Engineer (Pittsburgh)
- SDE- Leo Network Services (Sunnyvale)
- Principal AI/ML SW/HW Co-Design Lead (Markham)
- Firmware Engineer (Markham)
- Physical Design PPA (Markham)
- ASIC Design Engineer (Markham)
- Physical Design PPA (Boxborough)
- HW/ SW Co-Design Engineer (Markham)
- RTL Design Expert (Markham)
- SOC/IP Power Management Design Engineer (Markham)
- Design Verification Engineer (Boxborough)
- Physical Design Engineer - Flow & Methodology (Markham)Markham, ILMarch 28th, 2026
- Physical Design Engineer (Boxborough)
- System Firmware Design Engineer (Markham)
- Data Accelerator - RTL Design Engineer – Lead (Markham)
- Microprocessor VLSI Physical Design Engineer (Fort Collins)
- Senior Analog Design Engineer (Markham)
- Firmware Engineer, Embedded Systems (Costa Mesa)
- Firmware Engineer (Irvine)
- Equipment Design Engineer (Marysville)
- Firmware Engineer - Memory (Markham)
- EMC Design Engineer (San Jose)
- Senior IP Design Engineer (New River)
- Senior Hardware Design Engineer, High Speed Networking (Nashua)
- Senior Hardware Design Engineer, Ethernet Switching (Santa Clara)
- Senior Firmware Partner Engineer I (Seattle)
- Design Engineer (ND III) (Government) (Chantilly)
- Senior Engineer- FPGA (Lanham)
- Engineering manager embedded (Seattle)
- Senior FPGA Engineer (Rochester)
- AI Silicon Physical Design Engineer (Sunnyvale)
- Architect (Austin)
- Design Verification Engineer- Tile (Sunnyvale)
- Design Release Engineer (Troy)
- Senior ASIC Design Engineer (Boston)
- Remote Node.js Engineer - B2B SaaS Startup (El Paso)
- Senior Firmware Engineer, OpenBMC (Livingston)