<Back to Search
CPU Physical Design Engineer
**Role Number:** 200629530-3760**Summary**Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!Apple's Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design.**Description**As a CPU Physical Design Engineer, you will drive or participate in the following:Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goalsWill be responsible for block-level physical design delivery along with closure of backend flows, electrical requirements and improving silicon yieldWill work closely with internal CAD and PD methodology teams on industry-standard synthesis/PNR tool features and optimizations and their adoption in CPU designWill work with x-functional top-level teams on the aspects of CPU floorplan, timing, power, reliability, and testabilityWill work closely with custom IP teams to define and co-optimize memory macros, library standard cells to improve design PPA**Minimum Qualifications**+ Minimum BS and 10+ years of relevant industry experience+ Experience in logic design and digital circuits+ Experience with Perl or TCL**Preferred Qualifications**+ Experience in low power, high frequency physical design techniques leveraging advanced syn/PnR tool features, and best in class physical design methodology+ Experience using industry standard logic Synthesis, PnR, STA and Power analysis tools, along with timing budgeting, floor-planning, physical integration, and verification to converge complex designs+ Knowledge in deep sub-micron technology, along with its implications to timing, power, and area+ Excellent communication and interpersonal skills+ Ability to work independently and/or lead a physical design partition in collaboration with x-functional teamsApple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing 950 of 16,682 matching similar jobs in Springbrook, ND
- Staff Engineer, Test Engineering - Product Development
- Verification & Validation (V&V) Engineer, Medical Devices
- Senior IP Design Engineer
- Senior ASIC Design Engineer, Memory Controller
- Specialist Integration/Test Engineering
- Industrial Electrical Engineer / Senior Industrial Electrical Engineer
- Senior ICV CAD Engineer
- Senior CAD Engineer, Physical Design
- Senior Embedded Controls Engineer, Body Controls
- COE Triage Engineer
- Motor Design Engineer | Airborne HW
- Senior Signal and Power Integrity Engineer - Hardware
- Lead Manufacturing Engineer - Manuf Eng Specialist
- Senior Manufacturing Engineering Technician
- PHY Design Verification Engineer
- Manufacturing Engineer
- Cellular SOC Design Verification Engineer
- SoC Validation EngineerCupertino, CAMarch 20th, 2026
- Wireless Design Verification Engineer
- SerDes Design and Validation Engineer
- Touch HW EE Validation EngineerMillbrae, CAMarch 20th, 2026
- SoC Validation EngineerSan Diego, CAMarch 20th, 2026
- GPU Physical Verification Design Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- GPU Formal Design Verification Engineer
- Lead Electrical Designer - Power (Multiple Locations)
- Graphics (GPU) Design Verification Engineer
- Lead Electrical Designer - Power (Multiple Locations)
- Principal FPGA Design Engineer - Onsite Tucson, AZ
- Principal Mechanical Engineer – Electronics Packaging
- Lead Electrical Designer - Power (Multiple Locations)
- Principal RF Design Engineer
- Product Design Engineer
- Lead Electrical Designer - Power (Multiple Locations)
- Senior Manufacturing Engineer
- Electrical Engineer
- Electrical Engineer
- HDL Technical Lead (FPGA)
- Vehicle Management System (VMS) Hardware Lead - Level 5Palmdale, CAMarch 24th, 2026
- Orion Reuse Manufacturing Engineer - 2nd Shift