<Back to Search
Power PCB Layout & Library Lead (Altium)
Scotts Valley, CAMarch 26th, 2026
A cutting-edge technology company based in California is seeking a motivated PCB Layout Designer/Librarian to manage the PCB layout process from start to finish. This role involves collaboration with engineering teams and creation of schematic symbols and footprints. With a focus on high-speed design and thermal management, the ideal candidate will have over 5 years of experience, especially using Altium Designer. The position offers a salary between $120,000 and $170,000 annually with competitive benefits.
J-18808-Ljbffr
Showing 300 of 11,118 matching similar jobs
- Lead Design Verification Engineer
- Lead Design Verification Engineer
- Test Automation Hardware Engineer
- Senior IC Design Engineer: IO SI & PD + Equity
- Design Functional Test Engineer
- Senior Power IC Design Engineer - Equity & Impact
- Senior Analog IC Design Engineer - Low-Power ADC/Sensing
- Power Validation Engineer
- Principal Analog & Mixed-Signal Design Engineer
- Hardware Engineering Manager: Lead PCB Design & Systems
- CPU Microarchitect/RTL Engineer
- Senior CPU Microarchitecture & Logic Design Engineer, Out-of-Order Execution
- Lead Design Verification Engineer
- Sr. ASIC Design Engineer
- Senior Vehicle Hardware TPM - Launch Vehicle
- VP, A&D PCB Sales & Strategic Growth
- Senior FPGA Engineer: Low-Latency SoC Focus
- Principal Power Electronics - EPS Architect
- Senior CPU Circuit Design Engineer
- Lead Application Test Engineer - Analog & Power (Semiconductors)
- Mechanical Designer / EIT - Lead Project Designer
- RTL Design Engineer
- FPGA Engineer: RTL Design with OCaml/Hardcaml
- DDR Design Engineer - RTL, Timing & Silicon Bring-Up
- Lead Electronics Technician - IPC Solder & PCB Assembly
- Senior Embedded Systems Design Engineer
- Senior ASIC Design Leader for Defense Systems
- Senior ASIC Systems Engineer
- Systems Design Engineer
- Senior Mechanical Engineer, Power Electronics
- Senior ASIC/FPGA Design Engineer - Crypto & Defense
- Senior Mixed-Signal IP Integration Engineer for AI Accelerators
- Senior R&D IC Design Engineer - High-Speed EthernetIrvine, CAMarch 26th, 2026
- PHY RTL Design Engineer
- Analog Architect
- Senior Analog IC Design Engineer: Delta-Sigma & Amplifiers
- Wireless FPGA/ASIC Prototyping Engineer
- Licensed PE: Distribution Design Engineer
- Electrical Design Intern: ECU & Automotive Electronics
- PCB Inspector