<Back to Search
Senior IC Design Engineer: IO SI & PD + Equity
Sunnyvale, CAMarch 27th, 2026
A leading AI technology firm is looking for a Senior IC Design Engineer specializing in IO Signal Integrity and Power Delivery. The role requires over 10 years of experience in IC or IO design and offers a salary range of $200,000 to $275,000 annually. Key responsibilities include collaborating on high-speed IO interface design and performing signal integrity analysis. Candidates should also have a strong background in scripting and automation. This is an excellent opportunity for those passionate about groundbreaking advancements in AI.
J-18808-Ljbffr
715 matching similar jobs near Sunnyvale, CA
- Engineering Technician, Staff
- Technical Field Applications Engineer (Optical Displacement Sensing)
- Fellow - Pre-Silicon Verification - Quality and Methodology
- Senior Physical Design Engineer
- ECAD Application Development Engineer, Design Technologies
- Principal Engineer, Amazon | Multiple Locations, USA, Global Specialty Recruiting Team
- Principal GaN Product Engineer
- Staff Optical Engineer
- Senior Pre-Silicon SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
- Sr. Hardware Safety & Compliance Engineer, Hardware Safety & Compliance
- Senior Hardware Development Engineer AWS AI & ML, Accelerator Servers
- Lab Engineer, NPD Hardware
- Sensor Engineer, Edge Tech
- ASIC Design Engineer II, Cloud-Scale Machine Learning Acceleration team
- Pre-Silicon SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
- Sr. PCBA Aerospace Manufacturing Test Engineer, Amazon Leo
- Sr. Physical Design Methodology Engineer, Annapurna Labs
- Sr. Hardware Safety & Compliance Engineer, Hardware Safety & Compliance
- Sr. Formal Verification Engineer, Annapurna Labs
- Sr Hardware Development Engineer, AWS Board Core Design and Services Team
- Sr. Principal Assembly & Test Architect
- Principal Software Engineer, Debug Tools
- HW Commodity Specialist II - AMZ19349.6
- SoC Modeling & Simulation Sr. Manager, Annapurna Labs Machine Learning Accelerators, AWS
- Intern- Signal Processing
- Photonics Engineer
- Intern - Photonics
- Staff Certification Lead
- SoC Full Chip DV Engineer
- Wireless Module Engineer
- Graphics FE Implementation Engineer
- Wireless Radio Verification Engineer
- SoC Display Subsystem Image Quality Engineering Program Manager
- CPU Physical Design Methodology and Optimization Engineer
- Position Sensing Systems Engineer
- Touch Sensing Product Design Engineer
- NAND Q&R Engineer
- CAD Engineer - PDV
- Image Sensor Architect, Camera Hardware
- Sensor System Architect, Touch & Biometric Sensing