<Back to Search
Senior IC Design Engineer: IO SI & PD + Equity
Sunnyvale, CAMarch 27th, 2026
A leading AI technology firm is looking for a Senior IC Design Engineer specializing in IO Signal Integrity and Power Delivery. The role requires over 10 years of experience in IC or IO design and offers a salary range of $200,000 to $275,000 annually. Key responsibilities include collaborating on high-speed IO interface design and performing signal integrity analysis. Candidates should also have a strong background in scripting and automation. This is an excellent opportunity for those passionate about groundbreaking advancements in AI.
J-18808-Ljbffr
681 matching similar jobs near Sunnyvale, CA
- Sr. Physical Design Verification Engineer, Annapurna Labs
- Principal Physical Design Verification/ESD Engineer
- USA|USD| Eng - Process Technician - Intermediate
- Senior Field Applications Engineer :Boston/East Coast
- Staff Field Service Engineer - 2nd Shift
- Design Verification Lead
- Emulation Engineer, Senior (L3) (26-43)
- Emulation Engineer, Senior (L3) (26-43)
- Test Manager | Photonics
- Intern, Digital Twin of Liquid Crystal Optical Circuit Switch (OCS)
- 2026 Summer RF Engineering Intern - MS/PHD (Santa Clara, CA)
- Photonics Layout and Design Automation Engineer
- Optical Design Engineer - Biophotonics
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Hardware (HW) Qualification and Development Support Team (DST) Engineer III
- Process Engineer III Senior - (E3 Senior)
- Process Engineer III - (E3)
- Process Integration Engineer
- Digital Layout Design Engineer
- Process Technologist - CMOS Imaging
- Photonics/ AR Process Integration Engineer
- Process Engineer E3
- Analog Layout Engineer
- Product Design Engineer - Core Systems
- Design Verification Engineer, Annapurna ML
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
- Principal Reliability Engineer
- Lead Customer Engineer - Power Solutions
- Post-Silicon Validation Engineer, Staff
- Staff Systems Engineer
- BMS Hardware Engineering Manager
- Design Verification Engineer
- Display Electrical Architecture Engineer
- PMU Analog Layout Designer
- Silicon Prototyping Engineer
- Process Integration engineer - E5
- Process Engineer III - Doctorate (Santa, Clara)
- 2026 Summer RF Engineer Intern (Bachelors - Santa Clara, CA)