DFT Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE:Central DFX (CDFX) is a centralized ASIC design group within AMD's Technology and Engineering organization. CDFX has a global footprint with design teams located in several AMD offices in North America and Asia. Our mandate is to optimize and standardize design methodology, design and implementation of critical Design-for-Test (DFT) and Design-for-Debug (DFD) features for complex state-of-the-art APU computing, game console and GPU graphics products. It is also responsible for DFX design methodology and CAD automation tools development to support the global DFX engineering teams across AMD.THE PERSON: DFx (DFT, DFD) is a niche field of ASIC design where essential functionality is added to support semiconductor productization including manufacturing test, yield improvement and board debug. A DFT designer would need to factor many multi-dimensional issues such as power, area and timing. Our work is a key contributor to delivering a high-quality design and can improve AMD's operating expenses in the millions. KEY RESPONSIBILITES: Understand Design-for-Test (DFT) and Design-for-Debug (DFD) architectureImplement and deploy automated design flows to implement DFT features in a complex SOC ASIC design or IP subsystemPerform scan ATPG design rule checking, pattern generation, simulation and coverage analysisCollaborate with IP teams to configure and embed DFT RTLSetup and execute design checks using both industry standard and in-house tools.Deliver Perl, TCL scripts that provide scalable solutions key to DFT implementationCreate block-/chip-level Design Verification (DV) test planDevelop test cases, behavioral functional models and testbenchVerify block-/chip-level DFT/DFD featuresMonitor CAD and/or IP regression results, debug failures and analyze coverage PREFERRED EXPERIENCE:Experience with Perl/Shell scripting and CDigital circuits and VLSI knowledgeExperience with Verilog environment is an assetStrong problem-solving skillsGood object-oriented programming skills (C++) is a mustGood written and oral communication skillsTeam player with strong interpersonal skillsIndustry DFT experienceACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering LOCATION:Markham, ON#LI-MF2#LI-HYBRIDBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.This posting is for an existing vacancy.