<Back to Search
IC Packaging Integration Engineer
Austin, TXApril 2nd, 2026
**Role Number:** 200634680-0157**Summary**Do you like to work on ground breaking technologies that enable amazing new products? Do you have the attention for details and love for excellence to work towards an extraordinary result? Envision what you could do here! At Apple, we believe new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish! We are looking for versatile and passionate IC Packaging Engineer to join our team!**Description**You will be responsible for IC packaging developmentWork with cross-functional teams and lead SoC Package integration and architecture effortsDrive the industry with advanced package solutions, new material developments, and specs**Minimum Qualifications**+ BS and 10+ years of experience in relevant industry experience**Preferred Qualifications**+ MS/PhD and 6+ years of experience in relevant industry.+ We are looking for someone experienced in the semiconductor packaging and/or system integration.+ Good understanding of multi-functional packaging areas: package layout and architecture, enabling process technologies, thermal, mechanical, SI/PI, material, component & system level reliability, testing, FA and package-system integration.+ Specialist in advanced packaging technologies (FOWLP/2.5D/3D): Knowledge and insight to deliver high density / high performance interconnects in various form factor, thermo-mechanical, reliability, and cost constraints.+ Excellent problem solving with strong physics and fundamentals.+ Excellent communication skills that enable the candidate to work well with internal cross functional teams and overseas suppliers.+ Basic knowledge of signal integrity/power integrity.+ Ability to review schematics, package/PCB layout and designs in Allegro.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
373 matching similar jobs near Austin, TX
- Lead Formal Verification Engineer
- Hardware Emulation Engineer (Contractor)
- Physical Design PPA & DTCO
- Senior Systems Design Engineer-Data Center GPU
- Manager Product Development Eng.
- Hardware Platform Design Engineer
- RAS Lead engineer
- SerDes PHY Engineer
- FPGA Security Architect
- Sr. HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Sr PCB Specialist, Annapurna Labs, Machine Learning Hardware
- Physical Design Engineer, Annapurna Labs
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Sr. Physical Design Engineer, Annapurna Labs
- Sr. Signal Integrity / Power Integrity Engineer, Annapurna Labs, Machine Learning Hardware
- Design Verification Engineer
- SoC Physical Design Engineer, STA/Timing
- SerDes System Validation Engineer
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- GPU Physical Design Clocking Engineer
- Physical Design Engineer
- Cellular RF Hardware Design Engineer
- Silicon Supplier Excellence Engineer
- Silicon Failure Analysis Engineer
- Design Verification Engineer (NW-64000826)
- DFT Design Engineer
- Senior Analog Circuit Design Engineer
- Graduate Physical Implementation Applications Engineer
- Hardware Engineer
- ASIC Design Verification Technical Leader - Acacia (hybrid)
- Engineer, Senior
- Staff Engineer, EMT Studies and Power Electronics Modeling
- Senior Test Engineer
- Reliability Engineer
- Silicon Design Verification Engineer
- Senior Mechanical Design Engineer - Server/Board
- Design Verification Engineer - Methodology
- CPU Core Physical Design Staff Engineer
- Post-Silicon Systems Validation Engineer, Annapurna Labs
- DFT Verification Engineer