<Back to Search
Application Engineer, RTL2GDS Architect
San Jose, CAMarch 20th, 2026
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.OverviewThe Architect will serve as a technical leader within Cadence's North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, hands-on experience of design convergence, and the ability to align cross-functional teams toward delivering advanced design solutions for leading semiconductor companies.Key ResponsibilitiesTechnical Expertise: Lead technical engagements with customers and partners to achieve best-in-class PPA, working closely with design teams to meet customer success metrics, guiding adoption of Cadence's digital implementation, signoff technologies and AgenticAI features across advanced nodes (3nm and below).Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.Qualifications15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.BS/MS in Electrical Engineering, Computer Engineering, or related field.Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.Proven track record of leading technical teams and driving customer success at executive levels.Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions.The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.We're doing work that matters. Help us solve what others can't.J-18808-Ljbffr
Showing 350 of 19,868 matching similar jobs in Springbrook, ND
- Network Administrator: Cisco/Nexus, SolarWinds Specialist
- Senior Service Provider Network Engineer - MPLS/BGP Lead
- NMCI Transport Network Engineer
- Secret-Cleared Telecom Systems Engineer
- Network Engineer
- Telecommunications Muste Be US Citizen with Active DoDDoE clearance
- IT Technician: Campus & Network Support Specialist
- SAP IBP OBP/PP-DS Architect (Contract) - S/4HANA
- Transportation Design Engineer - Central Design
- Senior Treasury IT Enterprise Architect
- Lead Data Planning Engineer - Remote Network Capacity
- Enterprise QMS Lead (ISO 9001/IATF)
- Senior High-Speed I/O PHY Architect for Next-Gen SoCs
- OSP Design Engineer - Fiber & Copper Infrastructure
- Senior Architect - Distributed Systems & Cloud
- Lab Network Engineer: Build & Validate Testbeds
- Remote DevSecOps Engineer: App & API Security
- Network Engineer
- Remote Full-Stack .NET Dev - FHIR/EHR Solutions
- Senior MES Engineer/Solution Architect
- Senior Network Engineer
- Validation Technician
- IP Verification Engineer PCIe Focus
- SIPI Architect for High-Speed SerDes
- ArcGIS Utility Network Solution Architect
- ArcGIS Utility Network Solution Architect
- ArcGIS Utility Network Solution Architect
- ArcGIS Utility Network Solution Architect
- Sr. ASIC Design Engineer, Blink/Ring ASIC Team
- Appian Architect
- ArcGIS Utility Network Solution Architect
- Engineer, Staff
- PWB Designer, Staff
- Analog Architect
- Design Verification Engineer - Methodology
- Principal Interconnect Micro-architect and RTL Design Engineer
- Wireless SoC Design Engineer
- MLA IP Design Verification Engineer, Annapurna Labs
- Drive Test Technician - South Region
- Mechanical Integration Technician