<Back to Search
Application Engineer, RTL2GDS Architect
San Jose, CAMarch 20th, 2026
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.OverviewThe Architect will serve as a technical leader within Cadence's North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, hands-on experience of design convergence, and the ability to align cross-functional teams toward delivering advanced design solutions for leading semiconductor companies.Key ResponsibilitiesTechnical Expertise: Lead technical engagements with customers and partners to achieve best-in-class PPA, working closely with design teams to meet customer success metrics, guiding adoption of Cadence's digital implementation, signoff technologies and AgenticAI features across advanced nodes (3nm and below).Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.Qualifications15+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.BS/MS in Electrical Engineering, Computer Engineering, or related field.Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.Proven track record of leading technical teams and driving customer success at executive levels.Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions.The annual salary range for California is $157,500 to $292,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.We're doing work that matters. Help us solve what others can't.J-18808-Ljbffr
Showing 200 of 20,254 matching similar jobs in Springbrook, ND
- Telecommunications Engineer II - IM Telecom (Hiring Immediately)
- Senior Optical Network Engineer
- Model-Based Systems Engineer
- Senior Telecommunications Network Engineer
- Aerospace Engineer, Spacecraft Architect (will consider all Sr. Levels)
- Systems Test Engineer - Antennas
- Validation EMC Technician
- 2026 Graduate - Wireless Communications and Networked Systems Engineer
- Consulting Architect - Observability and Security
- Optical Engineer
- Space Systems Modeling and Simulation Engineer, Staff (Systems Engineer, Staff)
- Deployment Engineer
- Systems Engineer/Architect
- Senior Software Engineer, Reliability Infrastructure
- Sr. Model Based Systems Engineer (Will consider all Sr. levels)
- Sr. Systems Engineer
- Principal Architect - RemoteEden Prairie, MNMarch 26th, 2026
- Systems Engineer, Networks
- Senior/Principal Hardware ASIC Validation Engineer
- Telecommunications Engineer Ii - Im Telecom
- Telecommunications Technician
- IT Engineer
- Staff Engineer, Design Verification
- ASIC/FPGA Hardware Engineer for Cryptographic Systems
- Core OS - Display Device Driver SW Engineer
- SoC Design Verification Engineer
- Cellular SOC Design Verification Engineer
- ASIC Design Verification Engineering Technical Leader
- Software Engineer II with Naval Power Test Equipment - Tucson, AZ - 2nd shift
- System Hardware Validation Architect
- Airport IT Network Engineer
- Sr. Principal Network Engineer - Top Secret
- FAST Labs - Senior Principal II Engineer - EO/IR Systems
- NOCC Level III
- Sr. Principal Network Engineer - Top Secret
- Sr. Principal Network Engineer - Top Secret
- Solutions Architect - (Data Engineering)
- Experienced Design and Analysis Engineer (Berkeley)
- Senior Staff Network Engineer
- Telecommunications engineer ii - im telecom (hiring immediately)